

Kin-Leong Pey (KL Pey)
Publications in major research areas

Shown in yellow are pioneering works of the respective category

Peer-reviewed journal publications

Physical characterization & analysis and in-situ study of dielectric breakdown/recovery and SET/RESET mechanism and structural evolution in ultrathin conventional gate oxide, high-k and 2D materials using TEM and AFM/STM

1. W.H. Lin, **K.L. Pey**, Z. Dong, S.Y. M. Chooi, M.S. Zhou, T.C. Ang, C.H. Ang, W.S. Lau and J.H. Ye, “*Effects of post-deposition anneal on the electrical properties of Si₃N₄ gate dielectric*”, IEEE Electron Device Letters, vol. 23 (3), pp. 124-126, March 2002.
2. W.H. Lin, **K.L. Pey**, Z. Dong, V.S.K. Lim, S.Y.M. Chooi, M.S. Zhou, T.C. Ang and W.S. Lau, “*Impacts of buffer oxide in nitride/oxide stack gate dielectrics on the device performance and dielectric reliability*”, Electrochemical and Solid-State Letters, vol. 5(4), F7-F9, 2002.
3. **Invited** M.K. Radhakrishnan, **K.L. Pey**, C.H. Tung and W.H. Lin, “*Physical analysis of hard and soft breakdown failures in ultrathin gate dioxide*”, Microelectronic Reliability, vol. 42, pp. 565-571, 2002.
4. C.H. Tung, **K.L. Pey**, W.H. Lin and M.K. Radhakrishnan, “*Polarity dependent dielectric-breakdown-induced-epitaxy (DBIE) in Si MOSFETs*”, IEEE Electron Device Letters, vol. 23, no. 9, pp. 526-528, September 2002.
5. W.H. Lin, **K.L. Pey**, Z. Dong, S.Y.M. Chooi, C.H. Ang and J.Z. Zheng, “*The statistical distribution of percolation current for soft breakdown in ultrathin gate oxide*”, IEEE Electron Device Letters, vol. 24, no. 5, pp. 336-338, May 2003.
6. C.H. Tung, **K.L. Pey**, M. K. Radhakrishnan, L.J. Tang, W.H. Lin, F. Palumbo and S. Lombardo, “*Percolation path and dielectric-breakdown-induced-epitaxy (DBIE) evolution during ultrathin gate dielectric breakdown transient*”, Applied Physics Letters, Vol. 83 no. 11, pp. 2223-2225, 2003.
7. **K.L. Pey**, C.H. Tung, M.K. Radhakrishnan, L.J. Tang, Y. Sun, X.D. Wang and W.H. Lin, “*Correlation of failure mechanism of constant-current-stress and constant-voltage-stress breakdowns in ultrathin gate oxides of nMOSFETs by TEM*”, Microelectronics Reliability, Vol. 43, Issues 9-11, Sep.-Nov. 2003, pp. 1471-1476.
8. **K.L. Pey**, C.H. Tung, L.J. Tang, W.H. Lin and M.K. Radhakrishnan, “*Size difference in dielectric-breakdown-induced epitaxy in narrow n- and p-metal oxide semiconductor field effect transistors*”, Applied Physics Letters, Vol. 83 no. 14, pp. 2940-2942, 2003.
9. L.J. Tang, **K.L. Pey**, C.H. Tung, M.K. Radhakrishnan and W.H. Lin, “*Gate dielectric breakdown induced microstructural damage in MOSFETs*”, IEEE Trans. on Device and Materials Reliability, 4, pp. 38-45, March 2004.
10. D.S. Ang and **K.L. Pey**, “*Evidence for two distinct positive trapped charge components in NBTI stressed p-MOSFETs employing ultra-thin CVD silicon nitride gate dielectric*”, IEEE Electron Device Letters, Vol. 25, No. 9, pp. 637-639, Sept 2004.
11. **K.L. Pey**, C.H. Tung and L. Tang, “*Characterization of microstructural and oxide damage of breakdown spot in MOSFETs using nano analytical techniques*”, ECS Transactions Volume 1, Issue 1, Pages 191-206, 2005.

12. T. Selvarajoo, R. Ranjan, **K.L. Pey**, L.J. Tang, C.H. Tung and W.H. Lin, “*Dielectric-breakdown-induced epitaxy: A universal breakdown defect in ultrathin gate dielectrics*”, IEEE Trans. on Device and Materials Reliability, Vol. 5, no. 2, pp. 190-197, 2005.
13. C.H. Tung, **K.L. Pey**, L.J. Tang, Y. Cao, M.K Radhakrishnan and W.H. Lin, “*Fundamental narrow MOSFET gate dielectric breakdown behaviors and their impacts on device performance*”, IEEE Transactions on Electron Devices, Vol. 52, No. 4, pp. 473-483, Apr 2005.
14. **Invited** S. Lombardo, J.H. Stathis, B.P. Linder, **K.L. Pey**, F. Palumbo and C.H. Tung, “*Dielectric breakdown mechanisms in gate oxides*”, Journal of Applied Physics, vol. 98, pp. 121301-1, 2005. **Also selected for the January 16, 2006 issue of Virtual Journal of Nanoscale Science & Technology, USA.**
15. **Invited K.L. Pey**, R. Ranjan, C.H. Tung, L.J. Tang, V.L. Lo, K.S. Lim, T. Selvarajoo and D.S. Ang, “*Breakdowns in high-k gate stacks of nano-scale CMOS devices*”, Microelectronic Engineering, Elsevier, Vol. 80, pp. 353-361, 2005.
16. L.J. Tang, **K.L. Pey**, C.H. Tung, R. Ranjan and W.H. Lin, “*Study of breakdown in ultrathin gate dielectrics using constant voltage stress and successive constant voltage stress*”, Microelectronic Engineering, Vol. 80, pp. 170-173, 2005.
17. R. Ranjan, **K.L. Pey**, C.H. Tung, L.J. Tang, B. Elattari, T. Kauerauf, G. Groeseneken, R. Degraeve, D.S. Ang and L.K. Bera, “*HfO₂/Spacer-interface breakdown in HfO₂ high-κ/poly-silicon gate stacks*”, Microelectronic Engineering, Vol. 80, pp. 370-373, 2005.
18. F. Palumbo, G. Condorelli, S. Lombardo, **K.L. Pey**, C.H. Tung, and L.J. Tang, “*Structure of the oxide damage under progressive breakdown*”, Microelectronic Reliability, Vol. 45, no. 5-6, pp. 845 – 848, May – June 2005.
19. R. Ranjan, **K.L. Pey**, C.H. Tung, L.J. Tang, D.S. Ang, G. Groeseneken, S.D. Gendt and L.K. Bera, “*Breakdown induced thermo-chemical reactions in HfO₂ high-κ/poly-silicon gate stacks*”, Applied Physics Letters, **87**, 242907, 2005.
20. G. Condorelli, S. Lombardo, F. Palumbo, **K.L. Pey**, C.H. Tung and L.J. Tang, “*Structure and conductance of the breakdown spot during the early stages of progressive breakdown*”, IEEE Transaction on Device and Materials Reliability, Vol. 6, no. 4, pp. 534-541, 2006.
21. R. Ranjan, **K.L. Pey**, C.H. Tung, D.S. Ang, L.J. Tang, T. Kauerauf, R. Degraeve, G. Groeseneken, S. D. Gendt and L.K. Bera, “*Ultrafast progressive breakdown associated with metal-like filament formation of breakdown path in HfO₂/TaN/TiN transistor*”, Applied Physics Letters, Vol. 88, pg. 122907, 2006. **Also selected for the April 2006 issue of Virtual Journal of Ultrafast Science, USA.**
22. N. Hwang, T.L. Tan, C.K. Cheng, A. Du, C.L. Gan and **K.L. Pey**, “*Investigation of intrinsic dielectric breakdown mechanism in Cu/low-k interconnect system*”, IEEE Electron Device Letters, Vol. 27 (4), pp. 234-236, Apr 2006.
23. V.L. Lo, **K.L. Pey**, C.H. Tung and D.S. Ang, T.S. Foo, L.J. Tang, “*Percolation resistance evolution during progressive breakdown in narrow MOSFETs*”, IEEE Electron Device Letters, 27(5), May, 396-398, 2006.
24. V.L. Lo, **K.L. Pey**, W.T. Lim, D.S. Ang, C.H. Tung, “*Study of dopant redistribution at the substrate-source/drain P-N junction of nano-scale MOSFET during progressive breakdown*”, IEEE Transaction on Electron Devices, Vol. 52(11), pp. 2786-2791, 2006.
25. C.H. Tung, **K.L. Pey**, R. Ranjan, L.J. Tang and D.S. Ang, “*Nano-Metal-Oxide-Semiconductor Field-Effect-Transistor contact and gate silicide instability during gate dielectric breakdown*”, Appl. Phys. Letts., vol. 89(22), pp. 221902-1-221902-3, 2006. **Also selected for the December 11, 2006 issue of Virtual Journal of Nanoscale Science & Technology**

26. **Invited K. L. Pey**, C. H. Tung, R. Ranjan, V.L. Lo, M. MacKenzie, and A. J. Craven, “*Nano-characterization of dielectric breakdown in the various advanced gate stack MOSFETs*”, Int. J. Nanotechnology, Vol. 4, No. 4, p. 347 2007.
27. Y.C. Ong, D.S. Ang, **K.L. Pey**, S.J. O’Shea, K.E. J. Goh, C. Troadec, C.H. Tung, T. Kawanago, K. Kakushima and H. Iwai, “*Bi-layer gate dielectric study by scanning tunneling microscopy*”, Applied Physics Letters, Vol. 91, pg. 102905, 2007.
28. E. Miranda, **K.L. Pey**, R. Ranjan and C.H. Tung, “*Post-breakdown conduction in ultra-thin HfO₂ films in MOS devices*”, Electron Letters, Vol. 43, No. 19, pp. 1050 – 1051, 2007.
29. E. Miranda, **K.L. Pey**, R. Ranjan, C.H. Tung, “*Analysis of the post-breakdown current in HfO₂/TaN/TiN gate stack MOSFETs for low applied biases*”, Microelectronic Engineering, 84, pp. 1960–1963, 2007.
30. V.L. Lo, **K.L. Pey** and C.H. Tung, “*Schottky-like behavior of progressive breakdown of poly-Si/SiON gate dielectric stack*”, Applied Physics Letters, **92**, pg. 012910, 3 January 2008.
31. Y.C. Ong, D.S. Ang, **K.L. Pey**, Z.R. Wang, S.J. O’Shea, C.H. Tung, T. Kawanago, K. Kakushima, and H. Iwai, “*Electronic trap characterization of the Sc₂O₃/La₂O₃ high- κ gate stack by scanning tunneling microscopy*”, Applied Physics Letters, **92**, pg. 022904, 15 January 2008.
32. Y. Zheng, A.T.S. Wee, Y.C. Ong, **K.L. Pey**, C. Troadec, S.J. O’Shea, and N. Chandrasekhar, “*Localized breakdown in dielectrics and macroscopic charge transport through the whole gate stack: A comparative study*”, Applied Physics Letters, **92**, 012914, 14 Jan 2008.
33. D.S. Ang, Y.C. Ong, S.J. O’Shea, **K.L. Pey**, C.H. Tung, T. Kawanago, K. Kakushima and H. Iwai, “*Polarity dependent breakdown of the High- κ /SiO_x gate stack: A phenomenological explanation by scanning tunneling microscopy*”, Applied Physics Letters, **92**, 192904, 15 May 2008.
34. G. Zhang, X. Li, C.H. Tung, **K.L. Pey** and G.Q. Lo, “*A nanoscale analysis of the leakage current in SiO₂ breakdown*”, Applied Physics Letters, **93**, 022901, 14 July 2008.
35. Y.C. Ong, D.S. Ang, S.J. O’Shea, **K.L. Pey**, S.J. Wang, C.H. Tung and X. Li, “*Scanning tunneling microscopy study of nitrogen incorporated HfO₂*”, Journal of applied Physics, **104**, pg. 064119, 2008.
36. X. Li, C.H. Tung and **K.L. Pey**, “*The nature of dielectric breakdown*” **93**, Applied Physics Letters, 072903, 2008.
37. E. Miranda, **K.L. Pey**, R. Ranjan and C.H. Tung, “*Equivalent circuit model for the gate leakage current in broken down HfO₂/TaN/TiN gate stacks*”, IEEE Electron Device Letters, Vol. 29, No. 12, 2008.
38. D.S. Ang, Y.C. Ong, S.J. O’Shea, **K.L. Pey**, T. Kawanago, K. Kakushima, H. Iwai, and C.H. Tung, “*Study of trap generation in the Sc₂O₃/La₂O₃/SiO_x gate dielectric stack by scanning tunneling microscopy*”, Applied Physics Letters, **93**, pg. 242904, 2008.
39. X. Li, C.H. Tung and **K.L. Pey**, “*The radial distribution of defects in a percolation*”, Applied Physics Letters, **93**, 262902, 2008.
40. X. Li, C.H. Tung, **K.L. Pey** and V.L. Lo, “*The physical origin of random telegraph noise after dielectric breakdown*”, Applied Physics Letters, **94**, 132904, 2009.
41. Xiang Li, **Kin Leong Pey**, Vui Lip Lo, Rakesh Ranjan, Chih Hang Tung and Lei Jun Tang, “*Impact of Gate Dielectric Breakdown Induced Microstructural Defects on Transistor Reliability*”, ECS Trans. Vol. 22, pp. 11, 2009.
42. N. Raghavan, **K.L. Pey** and X. Li, “*Detection of high- κ and interfacial layer breakdown using the tunneling mechanism in a dual layer dielectric stack*”, Applied Physics Letters, Vol. 95, 222903, 2009.

43. L. Wu, H. Y. Yu, **K. L. Pey**, J. S. Pan, M. Tuominen, Eva Tois, D. Y. Lee, K. Y. Hsu, K. T. Huang, H. J. Tao, "*Electrical and Physical Properties of Er-Doped HfO₂ High-k Dielectrics Prepared by Atomic Layer Deposition*", Electrochemical and Solid-State Letters, Vol. 13(2), G21, 2010.
44. X. Li, W.H. Liu, N. Raghavan, M. Bosman and **K.L. Pey**, "*Resistive switching in NiSi gate MOS transistors*", Applied Physics Letters, Vol. 97, 202904, 2010.
45. X. Li, **K. L. Pey**, M. Bosman, W. H. Liu and T. Kauerauf, "*Direct visualization and in-depth physical study of metal filament formation in percolated high-k dielectrics*", Applied Physics Letters, Vol. 96, 022903, 2010.
46. M. Bosman, Y. Zhang, K. Cheng, X. Li, X. Wu, **K.L. Pey**, C.T. Lin, Y.W. Chen, S.H. Hsu, and C.H. Hsu, "*The distribution of chemical elements in Al- or La-capped high-k/metal gate stacks*", Applied Physics Letters, 97, 103504, 2010.
47. X. Wu, D.B. Migas, X. Li, M. Bosman, N. Raghavan, V.E. Borisenko, and **K.L. Pey**, "*Role of oxygen vacancies in HfO₂-based gate stack breakdown*", Applied Physics Letters, **96**, 172901, 2010.
48. X. Wu, **K.L. Pey**, G. Zhang, P. Bai, X. Li, W.H. Liu, and N. Raghavan, "*Electrode material dependent breakdown and recovery in advanced high-k/gate stacks*", Applied Physics Letters, 96(20), 202903, 2010.
49. L. Wu, H.Y. Yu, X. Li, **K.L. Pey**, J.S. Pan, J.W. Chai, Y.S. Chiu, C.T. Lin, J.H. Xu, H.J. Wann, X.F. Yu, D.Y. Lee, K.Y. Hsu, and H.J. Tao, "*Thermal stability of TiN metal gate prepared by atomic layer deposition or physical vapor deposition on HfO₂ high-K dielectric*", Applied Physics Letters, 96, 113510, 2010.
50. N. Raghavan, **K.L. Pey**, W.H. Liu and M. Bosman, "*Post breakdown gate current low frequency noise spectrum as a detection tool for high-k and interfacial layer breakdown*", IEEE Electron Device Letters, Vol. 31, No. 9, pp.1035-1037, 2010.
51. Dexter Xueming Tan, Kuang Kian Ong, **Kin-Leong Pey**, Xincui Wang, Guo-Qiang Lo and Chee Mang Ng, "*Post breakdown gate current low frequency noise spectrum as a detection tool for high-k and interfacial layer breakdown*", IEEE Electron Device Letters, Vol. 30 No. 12, pp. 1263 – 1265, 2010.
52. A. Padovani, L. Morassi, N. Raghavan, L. Larcher, W.H. Liu, **K.L. Pey** and G. Bersuker, "*A physical model for post-breakdown digital gate current noise*", IEEE Electron Device Letters, Vol. 31, No. 9, pp.1032-1034, 2010.
53. N. Raghavan, **K.L. Pey**, W.H. Liu, X. Wu and X. Li, "*Unipolar recovery of dielectric breakdown in fully silicided high-k gate stacks and its reliability implications*", Applied Physics Letters, 96, 142901, 2010.
54. N. Raghavan, **K.L. Pey**, X. Li, W.H. Liu, X. Wu, M. Bosman and T. Kauerauf, "*Very low reset current for RRAM achieved in the oxygen vacancy-controlled regime*", IEEE Electron Device Letters, Vol. 32, No. 6, pp.716-718, 2011.
55. Yi Ching Ong, Diing Shenp Ang, Sean Joseph O'Shea, **Kin Leong PEY**, Kuniyuki Kakushima, Hiroshi Iwai, "*Study of Trap Generation in the Sc₂O₃/La₂O₃/SiO_x Gate Dielectric Stack by Scanning Tunneling Microscopy*", Journal of the Vacuum Society of Japan, 54(7/8):427-436, 2011.
56. N. Raghavan, **K.L. Pey**, W.H. Liu, X. Wu, X. Li and M. Bosman, "*Evidence for compliance-controlled oxygen vacancy and metal filament based resistive switching mechanisms in RRAM*", Microelectronic Engineering, Vol. 88, Issue 7, pp.1124-1128, 2011.
57. **Invited K.L. Pey**, N. Raghavan, X. Wu, W.H. Liu, X. Li, M. Bosman, K. Shubhakar, Z.Z. Lwin, Y.N. Chen, H. Qin and T. Kauerauf, "*Physical analysis of breakdown in high-k / metal gate stacks using TEM/EELS and STM for reliability enhancement*", Microelectronic Engineering, Vol. 88, Issue 7, pp.1365-1372, 2011.

58. W.H. Liu, **K.L. Pey**, X. Wu, N. Raghavan, A. Padovani, L. Larcher, L. Vandelli, M. Bosman and T. Kauerauf, "*Threshold shift observed in resistive switching in metal-oxide-semiconductor transistors and the effect of forming gas anneal*", Applied Physics Letters, Vol. 99, Issue 23, 232909, 2011.
59. X. Wu, **K.L. Pey**, N. Raghavan, W.H. Liu, X. Li, P. Bai, G. Zhang and M. Bosman, "*Using post-breakdown conduction study in MIS structure to better understand resistive switching mechanism in MIM stack*", Nanotechnology, Vol. 22, No. 45, pp. 455702-455710, 2011.
60. X. Wu, Z. Fang, K. Li, M. Bosman, N. Raghavan, X. Li, H.Y. Yu, N. Singh, G.Q. Lo, X.X. Zhang and **K.L. Pey**, "*Chemical insight into origin of forming-free RRAM devices*", Applied Physics Letters, Vol. 19, Issue 13, 133504, 2011.
61. X. Wu, K. Li, N. Raghavan, M. Bosman, Q.X. Wang, D. Cha, X.X. Zhang and **K.L. Pey**, "*Uncorrelated multiple conductive filament nucleation and rupture in ultra-thin high-k dielectric-based RRAM*", Applied Physics Letters, Vol. 99, 093502, 2011. **Also selected to be published in the Virtual Journal of Nanoscale Science and Technology, Sept'11 Issue.**
62. N. Raghavan, W.H. Liu, X. Li, X. Wu, M. Bosman and **K.L. Pey**, "*Filamentation Mechanism of Resistive Switching in Fully Silicided High-k Gate Stacks*", IEEE Electron Device Letters, Vol. 32, No. 4, pp. 455-457, 2011.
63. N. Raghavan, **K.L. Pey**, X. Wu, W.H. Liu, X. Li, M. Bosman and T. Kauerauf, "*Oxygen soluble gate electrodes for prolonged high-k gate stack reliability*", IEEE Electron Device Letters, Vol. 32, No. 3, pp.252-254, 2011.
64. K. Shubhakar, **K.L. Pey**, S.S. Kushvaha, S.J. O'Shea, N. Raghavan, M. Bosman, M. Kouda, K. Kakushima and H. Iwai, "*Grain boundary assisted degradation and breakdown study in cerium oxide gate dielectric using scanning tunneling microscopy*", Applied Physics Letters, Vol. 98, 072902, 2011.
65. H.L. Qin, C. Troadec, K.E.J. Goh, K. Kakushima, H. Iwai, M. Bosman, and **K.L. Pey**, "*Electronic properties of ultrathin high-k dielectrics studied by ballistic electron emission microscopy*", Journal of Vacuum Science & Technology, 1(10), pp. 1497-1507, 2011.
66. X.A. Tran, H.Y. Yu, Y.C. Yeo, L. Wu, W.J. Liu, Z.R. Wang, Z. Fang, **K.L. Pey**, X.W. Sun, A.Y. Du, B.Y. Nguyen and M.F. Li, "*A High-Yield HfO_x-Based Unipolar Resistive RAM Employing Ni Electrode Compatible With Si-Diode Selector for Crossbar Integration*", IEEE Electron Device Letters, 32(3), pp. 396-398, 2011.
67. N. Raghavan, **K.L. Pey**, K. Shubhakar and M. Bosman, "*Modified percolation model for polycrystalline high-k gate stack with grain boundary defects*", IEEE Electron Device Letters, Vol. 32, No. 1, pp.78-80, 2011.
68. W.H. Liu, **K.L. Pey**, N. Raghavan, X. Wu and M. Bosman, "*Triggering voltage for post-breakdown random telegraph noise in HfLaO dielectric metal gate metal-oxide-semiconductor effect transistors and its reliability implications*", Journal of Applied Physics, Vol. 111, Issue 2, 024101, 2012.
69. Z.Z. Lwin, **K.L. Pey**, Q. Zhang, M. Bosman, Q. Liu, C.L. Gan, P.K. Singh, and S. Mahapatra, "*Study of charge distribution and charge loss in dual-layer metal-nanocrystal-embedded high-k/SiO₂ gate stack*", Applied Physics Letters, 100, 193109, 2012.
70. N. Raghavan, **K.L. Pey**, X. Wu, W.H. Liu, M. Bosman, "*Percolative model and thermodynamic analysis of oxygen-ion-mediated resistive switching*", IEEE Electron Device Letters, 33, 5, 2012.
71. A. L. Danilyuk, D. B. Migas, M. A. Danilyuk, V. E. Borisenko, X. Wu, N. Raghavan, and **K. L. Pey**, "*Multiphonon ionization of traps formed in hafnium oxide by electrical stress*", Phys. Status Solidi A, 210(2), pp. 361-366, 2012.
72. M.A. Danilyuk, D.B. Migas, A.L. Danilyuk, V.E. Borisenko, X. Wu, N. Raghavan and **K. L. Pey**, "*Thermal Reversible Breakdown and Resistivity Switching in Hafnium Dioxide*", Journal of Nano- and Electronic Physics, Vol. 4 No 1, 01014(3pp), 2012.

73. A. Padovani, N. Raghavan, L. Larcher and **K.L. Pey**, "*Identifying the First Layer to Fail in Dual-Layer SiO_x/HfSiON Gate Dielectric Stacks*", Electron Device Letters, 34(10), pp. 1289-1291, 2013.
74. N. Raghavan, A. Padovani, X. Li, X. Wu, V.L. Lo, M. Bosman, L. Larcher and **K.L. Pey**, "*Resilience of ultra-thin oxynitride films to percolative wear-out and reliability implications for high-k stacks at low voltage stress*", Journal of Applied Physics, 114(9), 094504, 2013.
75. K. Shubhakar, **K.L. Pey**, N. Raghavan, S.S. Kushvaha, M. Bosman, Z. Wang and S.J. O' Shea, "*Study of preferential localized degradation and breakdown of HfO₂/SiO_x dielectric stacks at grain boundary sites of polycrystalline HfO₂ dielectrics*", Microelectronics Engineering, Vol. 109, pp. 364-369, 2013.
76. N. Raghavan, X. Wu, M. Bosman, and **K.L. Pey**, "*Feasibility of SILC Recovery in Sub-10-Å EOT Advanced Metal Gate-High-k Stacks*", IEEE Electron Device Letters, 34(8), pp. 1053-1055, 2013.
77. X. Wu, D. Cha, M. Bosman, N. Raghavan, D.B. Migas, V.E. Borisenko, X.X. Xiang, K. Li and **K.L. Pey**, "*Intrinsic nano-filamentation in resistive switching*", Journal of Applied Physics, 113(11), 114503, 2013.
78. W. Liu, A. Padovani, L. Larcher, N. Raghavan, **K.L. Pey**, "*Analysis of correlated gate and drain random telegraph noise in post-soft breakdown TiN/HfLaO/nMOSFETs*", Electron Device Letters, IEEE 35 (2), 157-159, 2014.
79. N. Raghavan, D. Frey and **K.L. Pey**, "*Prognostic methodology for remaining useful life estimation of retention loss in nanoscale resistive switching memory*", Microelectronics Reliability, 54(9-10):1729-1734, 2014.
80. N. Raghavan, Michel Bosman and **K.L. Pey**, "*Assessment of read disturb immunity in conducting bridge memory devices – A thermodynamic perspective*", Microelectronics Reliability, 54(9-10):2295-2299, 2014.
81. N. Raghavan, **K.L. Pey**, K. Shubhakar, "*High-k dielectric breakdown in nanoscale logic devices–Scientific insight and technology impact*", Microelectronics Reliability 54 (5), 847-860, 2014.
82. K. Shubhakar, N. Raghavan, S.S. Kushvaha, M. Bosman, Z.R. Wang, S.J. O'Shea, **K.L. Pey**, "*Impact of local structural and electrical properties of grain boundaries in polycrystalline HfO₂ on reliability of SiO_x interfacial layer*", Microelectronic Reliability, Vol. 54, pp. 1712-1717, 2014.
83. K. Shubhakar, N. Raghavan, **K.L. Pey**, "*Nanoscopic Study of HfO₂ Based HK Dielectric Stacks and Its Failure Analysis*", International Journal of Materials Science and Engineering, Vol 2, No. 2, December 2014.
84. K. Shubhakar, **K.L. Pey**, M. Bosman, S.S. Kushvaha, S.J. O'Shea, M. Kouda, K. Kakushima and H. Iwai, "*Leakage current and structural analysis of annealed HfO₂/La₂O₃ and CeO₂/La₂O₃ dielectric stacks: A nanoscopic study*", Journal of Vacuum Science & Technology B, 03D125-1, 32(3), 2014.
85. N. Raghavan, Michel Bosman, Daniel D Frey and **K.L. Pey**, "*Variability model for forming process in oxygen vacancy modulated high-k based resistive switching memory devices*", Microelectronics Reliability 54(9-10), 2014.
86. N. Raghavan, M. Bosman and **K.L. Pey**, "*Probabilistic insight to possibility of new filament nucleation during repeated cycling of conducting bridge memory*", Microelectronics Reliability, Vol. 55, Issue 9, pp. 1412-1416, 2015.
87. N. Raghavan, D.D. Frey, M. Bosman and **K.L. Pey**, "*Statistics of retention failure in the low resistance state for HfO₂ RRAM using a Kinetic Monte Carlo approach*", Microelectronics Reliability, Vol. 55, Issue 9, pp. 1422-1426, 2015.

88. K. Shubhakar, M. Bosman, O. A. Neucheva, Y. C. Loke, N. Raghavan, R. Thamankar, A. Ranjan, S.J. O'Shea, and **K.L. Pey**, "*An SEM/STM based nanoprobng and TEM study of breakdown locations in $\text{HfO}_2/\text{SiO}_x$ dielectric stacks for failure analysis*", Microelectronics Reliability, Vol. 55, Issue 9, pp. 1450-1455, 2015.
89. X. Wu, S. Mei, M. Bosman, N. Raghavan, X.X. Zhang, D. Cha, K. Li and **K.L. Pey**, "*Evolution of filament formation in $\text{Ni}/\text{HfO}_2/\text{SiO}_2/\text{Si}$ based RRAM devices*", Advanced Electronic Materials, Issue 1, No. 11, 2015.
90. A. Ranjan, N. Raghavan, J. Molina, S.J. O'Shea, K. Shubhakar and **K.L. Pey**, "*Analysis of quantum conductance, read disturb and switching statistics in HfO_2 RRAM using conductive AFM*", Microelectronics Reliability, Vol. 64, pp. 172-178, 2016.
91. K. Shubhakar, S. Mei, M. Bosman, N. Raghavan, A. Ranjan, S.J. O'Shea and **K.L. Pey**, "*Conductive filament formation at grain boundary locations in polycrystalline HfO_2 based MIM stacks – Computational and physical insight*", Microelectronics Reliability, Vol. 64, pp.204-209, 2016.
92. R. Thamankar, N. Raghavan, J. Molina, F.M. Puglisi, S.J. O'Shea, K. Shubhakar, L. Larcher, P. Pavan, A. Padovani and **K.L. Pey**, "*Single vacancy defect spectroscopy on HfO_2 using random telegraph noise signals from scanning tunneling microscopy*", Journal of Applied Physics, Vol. 119, No. 8, 084304, 2016.
93. S. Mei, M. Bosman, N. Raghavan, X. Wu and **K.L. Pey**, "*Compliance current dominates evolution of NiSi_2 defect size in $\text{Ni}/\text{dielectric}/\text{Si}$ RRAM devices*", Microelectronics Reliability, Vol. 61, Issue 6, pp.71-77, 2016.
94. J. Molina, R. Thamankar and **K.L. Pey**, "*Performance of ultra-thin HfO_2 based MIM devices after oxygen modulation and post-metallization annealing in N_2* ", Physica status solidi (a) 213 (7), 1807-1813, 2016.
95. X. Feng, S. Dong, H. Wei, D.Q. Yu, **K.L. Pey** and W.S. Lau, "*Effects of thermal annealing on the charge localization characteristics of $\text{HfO}_2/\text{Au}/\text{HfO}_2$ stack*", Microelectronics Reliability, Vol. 61, pp. 78-81, 2016.
96. D.Q. Yu, W.S. Lau, H. Wong, X. Feng, S. Dong and **K.L. Pey** and W.S. Lau, "*The variation of the leakage current characteristics of $\text{W}/\text{Ta}_2\text{O}_5/\text{W}$ MIM capacitors with the thickness of the bottom W electrode*", Microelectronics Reliability, Vol. 61, pp. 95-98, 2016.
97. R. Thamankar, F. Puglisi, A. Ranjan, N. Raghavan, K. Shubhakar, J. Molina, L. Larcher, A. Padovani, P. Pavan, S.J. O'Shea and **K.L. Pey**, "*Localized characterization of charge transport and random telegraph noise at the nanoscale in HfO_2 films combining Scanning Tunneling Microscopy and Multi-Scale Simulations*", Journal of Applied Physics, Vol. 122, Issue 2, 024301, 2017.
98. X. Wu, C. Luo, P. Hao, T. Sun, R. Wang, C. Wang, Z. Hu, Y. Li, J. Zhang, G. Bersuker, L. Sun, and **K.L. Pey**, "*Probing and manipulating the interfacial defects of InGaAs dual-layer metal oxides at the atomic scale*", Adv. Mater., 1703025, 2017 (Covering Page of Advanced Materials).
99. J.H. Lim, N. Raghavan, S. Mei, K.H. Lee, S.M. Noh, J.H. Kwon, E. Quek and **K.L. Pey**, "*Asymmetric dielectric breakdown behavior in MgO based magnetic tunnel junctions*", Microelectronic Engineering, 178, pp. 308-312, 2017.
100. X. Feng, N. Raghavan, S. Mei, L. Du, **K.L. Pey** and H. Wong, "*Role of metal nanocrystals on the breakdown statistics of flash memory high-k stacks*", Microelectronic Engineering, 178, pp. 293-297, 2017.
101. J. Molina, R. Torres, A. Ranjan, **K.L. Pey**, "*Resistive switching characteristics of MIM structures based on oxygen-variable ultra-thin HfO_2 and fabricated at low temperature*", Materials Science in Semiconductor Processing, Vol. 66, pp. 191-199, 2017.
102. Liu Laiqiang, K. Shubhakar, S. Mei, N. Raghavan, B. Liu, J.Y. Huang, and **K.L. Pey**, "*Impact of carbon doping on polysilicon grain size distribution and yield enhancement for 40 nm embedded non-volatile memory applications*", IEEE Transactions on Device and Materials Reliability, 1(18), pp. 64-69, 2018.

103. **Invited Progress Report** Mario Lanza, H.-S. Philip Wong, Eric Pop, Daniele Ielmini, Dimitri Strukov, Brian C. Regan, Luca Larcher, Marco A. Villena, Jianghua J. Yang, Ludovic Goux, Attilio Belmonte, Yuchao Yang, Francesco M. Puglisi, Jinfeng Kang, Blanka Magyari-Köpe, Eilam Yalon, Anthony Kenyon, Mark Buckwell, Adnan Mehonic, Alexander Shluger, Haitong Li, Tuo-Hung Hou, Boris Hudec, Deji Akinwande, Ruijing Ge, Stefano Ambrogio, Juan B. Roldan, Enrique Miranda, Jordi Suñe, **Kin Leong Pey**, Xing Wu, Nagarajan Raghavan, Ernest Wu, Wei D. Lu, Gabriele Navarro, Weidong Zhang, Huaqiang Wu, Runwei Li, Alexander Holleitner, Ursula Wurstbauer, Max Lemme, Ming Liu, Shibing Long, Qi Liu, Hangbing Lv, Andrea Padovani, Paolo Pavan, Ilia Valov, Xu Jing, Tingting Han, Kaichen Zhu, Shaochuan Chen, Fei Hui, Yuanyuan Shi, "*Recommended methods to study resistive switching devices*", Advanced Electronic Materials, 1800143, 2018.
104. S. Mei, N. Raghavan, M. Bosman and **K.L. Pey**, "*Stochastic modelling of FinFET degradation based on a resistor network embedded metropolis Monte Carlo simulations*", IEEE Transactions on Electronic Devices, Vol. 65, Issue-2, 440-447, Feb 2018.
105. A. Ranjan, N. Raghavan, S.J. O'Shea, S. Mei, M. Bosman, K. Shubhakar and **K.L. Pey**, "*Conductive atomic force microscope study of bipolar and threshold resistive switching in 2D hexagonal boron nitride films*", Scientific Reports, Vol. 8, 2854, 2018.
106. A. Ranjan, F.M. Puglisi, N. Raghavan, S.J. O'Shea, K. Shubhakar, P. Pavan, A. Padovani, L. Larcher and **K.L. Pey**, "*Random telegraph noise in 2D hexagonal nitride dielectric films*", Applied Physics Letters, 112(13), 2018.
107. X. Wu, K. Yu, D. Cha, M. Bosman, N. Raghavan, X. Zhang, K. Li, Qi Liu, L. Sun, and **K.L. Pey**, "*Atomic Scale Modulation of Self-Rectifying Resistive Switching by Interfacial Defects*", Advanced Materials, Volume30, Issue 2, January 11, 2018, 1870013.
108. X. Feng, N. Raghavan, S. Mei, S. Dong, **K.L. Pey** and H. Wong, "*Statistical nature of hard breakdown recovery in high-k dielectric stacks studied using ramped voltage stress*", Microelectronic Reliability, Vol. 88, pp. 164-168, 2018.
109. S. Mei, M. Bosman, K. Shubhakar, N. Raghavan, L. Ming and **K.L. Pey**, "*3D characterization of hard breakdown in RRAM device*", Microelectronic Engineering, Vol. 216, 111042, 2019.
110. A. Ranjan, N. Raghavan, F.M. Puglisi, S. Mei, A. Padovani, L. Larcher, K. Shubhakar, P. Pavan, M. Bosman, X.X. Zhang, S.J. O'Shea and **K.L. Pey**, "*Boron vacancies causing breakdown in 2D layered hexagonal boron nitride dielectrics*", IEEE Electron Device Letters, 40(8), pp. 1321-1324, 2019.
111. A. Ranjan, **K.L. Pey** and S.J. O'Shea, "*The interplay between drift and electrical measurement in conduction atomic force microscopy*", Review of Scientific Instruments, 90(7), 073701, 2019.
112. M. Lanza, H.S.P. Wong, E. Pop, D. Ielmini, D. Strukov, B.C. Regan, L. Larcher, M.A. Villena, J. J. Yang, L. Goux, A. Belmonte, Y. Yang, F.M. Puglisi, J. Kang, B.M. Köpe, E. Yalon, A. Kenyon, M. Buckwell, A. Mehonic, A. Shluger, H. Li, T.H. Hou, B. Hudec, D. Akinwande, R. Ge, S. Ambrogio, J.B. Roldan, E. Miranda, J. Suñe, **K.L. Pey**, X. Wu, N. Raghavan, E. Wu, W.D. Lu, G. Navarro, W. Zhang, H. Wu, R. Li, A. Holleitner, U. Wurstbauer, M.C. Lemme, M. Liu, S. Long, Q. Liu, H. Lv, A. Padovani, P. Pavan, I. Valov, X. Jing, T. Han, K. Zhu, S. Chen, F. Hui and Y. Shi, "*Recommended methods to study resistive switching devices*", Advance Electronic Materials, 5(1), 2019.
113. A. Ranjan, S.J. O'Shea, M. Bosman, N. Raghavan and **K.L. Pey**, "*Localized Probing of Dielectric Breakdown in Multilayer Hexagonal Boron Nitride*", ACS Applied Materials & Interfaces, 12(49), pp. 55000-55010, 1 December 2020.
114. B. Sikder, J.H. Lim, M.A. Kumar, A. Padovani, M. Haverty, U. Kamal, N. Raghavan, L. Larcher, **K.L. Pey** and M.Z. Baten, "*Analysis and Simulation of Interface Quality and Defect Induced Variability in MgO Spin-Transfer Torque Magnetic RAMs*", IEEE Electron Device Letters, 42(1), pp. 34-37, 2020.

115. A. Ranjan, N. Raghavan, M. Holwill, K. Watanabe, T. Taniguchi, K.S. Novoselov, **K.L. Pey** and S.J. O'Shea, "*Dielectric Breakdown in Single-Crystal Hexagonal Boron Nitride*", ACS Applied Electronic Materials, 3(8), pp. 3547-3554, 2021.
116. M. Lanza, R. Waser, D. Ielmini, J.J. Yang, L. Goux, J. Suñe, A.J. Kenyon, A. Mehonic, S. Spiga, V. Rana, S. Wiefels, S. Menzel, I. Valov, M.A. Villena, E. Miranda, X. Jing, F. Campabadal, M. B. Gonzalez, F. Aguirre, F. Palumbo, K. Zhu, J.B. Roldan, F.M. Puglisi, L. Larcher, T.H. Hou, T. Prodromakis, Y. Yang, P. Huang, T. Wan, Y. Chai, **K.L. Pey**, N. Raghavan, S. Dueñas, T. Wang, Q. Xia and S. Pazos, "*Standards for the characterization of endurance in resistive switching devices*", ACS Nano, 15(11), pp. 17214-17231, 2021.
117. F.L. Aguirre, A. Ranjan, N. Raghavan, A. Padovani, S.M. Pazos, N. Vega, N. Müller, M. Debray, J.M. Reyes, **K.L. Pey**, F. Palumbo, "*Decoupling the sequence of dielectric breakdown in single device bilayer stacks by radiation-controlled, spatially localized creation of oxide defects*", Applied Physics Express, 14(12), 121001, 2021.
118. J. Tan, J.H. Lim, J.H. Kwon, V.B. Naik, N. Raghavan, **K.L. Pey**, "*Role of Temperature, MTJ Size and Pulse-Width on STT-MRAM Bit-Error Rate and Backhopping*", Solid-State Electronics, 108032, 2021.
119. A. Maruvada, K. Shubhakar, N. Raghavan, **K.L. Pey**, and S.J. O'Shea, "*Dielectric breakdown of 2D muscovite mica*", Scientific Reports, vol. 12, no. 1, p. 14076, 2022.
120. A. Ranjan, F.M. Puglisi, J. Molina, P. Pavan, S.J. O'Shea, N. Raghavan and **K.L. Pey**, "*Spatially Controlled Generation and Probing of Random Telegraph Noise in Metal Nanocrystal Embedded HfO₂ Using Defect Nanospectroscopy*", ACS Applied Electronics Materials, 4(8), pp. 3909 - 3921, 2022.
121. Ramit Dutta, Shafin Bin Hamid, Jia Hao Lim, Joel Tan, Bejoy Sikder, Nagarajan Raghavan, **KL Pey**, Md Zunaid Baten, "*Experimental and Theoretical Investigation of Intracell Magnetic Coupling-Induced Variability of Spin-Transfer Torque Magnetic RAMs*", IEEE Transactions EDS, Vol. 70, No. 10, October 2023, 13, 5155, 2023.
122. Joel Tan, Jia Hao Lim, Bejoy Sikder, Md. Zunaid Baten, Jae Hyun Kwon, Kazutaka Yamane, Vinayak Bharat Naik, Nagarajan Raghavan and **Kin Leong Pey**, "*Impact of Voltage Polarity on Time-Dependent Dielectric Breakdown of 1-nm MgO-Based STT-MRAM With Self-Heating Correction*", IEEE Transactions on Electron Devices, Vol 70, Issue: 1, pp 76 – 82, January 2023.
123. Alok Ranjan, Sean J O'Shea, Andrea Padovani, Tong Su, Paolo La Torraca, Yee Sin Ang, Manveer Singh Munde, Chenhui Zhang, Xixiang Zhang, Michel Bosman, Nagarajan Raghavan, **Kin Leong Pey**, "*Molecular bridges link monolayers of hexagonal boron nitride during dielectric breakdown*", ACS Applied Electronic Materials, Vol.5(2), 1262-1276, 2023.
124. Alok Ranjan, Hejun Xu, Chaolun Wang, Joel Molina, Xing Wu, Hui Zhang, Litao Sun, Junhao Chu, **Kin Leong Pey**, "*Probing resistive switching in HfO₂/Al₂O₃ bilayer oxides using in-situ transmission electron microscopy*", Applied Materials Today, Vol. 31, 101739, 2023.
125. Alok Ranjan, Andrea Padovani, Behnood Dianat, Nagarajan Raghavan, **Kin Leong Pey**, Sean J O'Shea, "*Adhesion Microscopy as a Nanoscale Probe for Oxidation and Charge Generation at Metal-Oxide Interfaces*", ACS Applied Electronic Materials, Vol. 5, Issue 9, 5176-5186, 2023.
126. A. Ranjan, A. Padovani, B. Dianat, N. Raghavan, **K.L. Pey**, and S.J. O'Shea, "*Estimating the Number of Defects in a Single Breakdown Spot of a Gate Dielectric*", IEEE Electron Device Letters, Vol. 45, No. 5, May 2024.
127. S Mei, L Luo, K Shubhakar, N Raghavan, **K.L. Pey**, "*Statistical modeling of degradation behavior in Split-Gate Non-Volatile memory devices*", Solid-State Electronics, page 108817, 2024.
128. A. Maruvada, SJ O'Shea, J Deng, K Shubhakar, N Raghavan, **KL Pey**, "*Destructive dielectric breakdown of 2D muscovite mica*", Applied Physics Letter, Vol. 125, Issue 11, 2024.

129. Tiang Teck Tan, Tian-Li Wu, Hsien-Yang Liu, Cheng-Yu Yu, Kalya Shubhakar, Nagarajan Raghavan and **Kin Leong Pey**, “*Effect of stress interruption on TDDB lifetime during constant voltage stressing in metal-ferroelectric-insulator-semiconductor ferroelectric devices*”, Microelectronics Reliability, Vol. 165, page 115584, 2025.
130. Padovani Andrea, Torracca Paolo, Aguirre Fernando, Ranjan Alok, Raghavan Nagarajan, **Pey Kin Leong**, Palumbo Felix, Puglisi Francesco Maria, “*Microscopic Analysis of Degradation and Breakdown Kinetics in HfO₂ Gate Dielectric After Ions Irradiation*”, ACS Applied Materials & Interfaces, accepted for publication.
131. Ranjan Alok, Padovani Andrea, La Torracca Paolo, Pan Jisheng, Wang Weijie, Song Wendong, Bosman Michel, **Pey Kin Leong**, Raghavan Nagarajan, “*Probing Traps in Ta₂O₅/Al₂O₃ Memristive Switching Devices*”, ACS Applied Electronic Materials, accepted for publication.

Self-aligned silicide (SALICIDE) and advanced Ni(alloy) germano/silicides for integrated circuits

132. E.G. Lim, G. Karunasiri, S.J. Chua, Z.X. Shen, H. Wong, **K.L. Pey**, K.H. Lee and L. Chan, "*Characterization of titanium silicide by Raman spectroscopy for sub-micron IC processing*", Microelectronic Engineering, 43-44, pp. 611-617, 1998.
133. C.S. Ho, **K.L. Pey**, H. Wong, R.P.G. Karunasiri, S.J. Chua, K.H. Lee and L.H. Chan, "*Integration of SALICIDE process for deep-submicron CMOS technology: effect of nitrogen/argon-amorphized implant on SALICIDE formation*", Materials Science and Engineering B, B51, pp. 274-279, 1998.
134. E.G. Lim, G. Karunasiri, S.J. Chua, H. Wong, **K.L. Pey** and K.H. Lee, "*Monitoring of $TiSi_2$ formation on narrow polycrystalline silicon lines using Raman spectroscopy*", IEEE Electron Device Letters, vol. 19, no. 5, pp. 171-173, 1998.
135. C.W. Lim, A.J. Bourdillon, H. Gong, S.K. Lahiri, **K.L. Pey** and K.H. Lee, "*A study on the effect of incorporating nitrogen ions on titanium disilicide thin film formation for ULSI applications*", Journal of Materials Science Letter, vol. 18, pp. 743-746, 1999.
136. P.S. Lee, D. Mangelinck, **K.L. Pey**, Z.X. Shen, J. Ding, T. Osipowicz and A. See, "*Micro-Raman spectroscopy investigation of nickel silicides and nickel(platinum) silicides*", Electrochemical and Solid-State Letters, vol. 3, pp. 153-155, 2000.
137. D.Z. Chi, D. Mangelinck, J.Y. Dai, S.K. Lahiri, **K.L. Pey** and C.S. Ho, "*Nickel-platinum alloy monosilicidation-induced defects in n-type silicon*" Applied Physics Letters 76: (23), pp. 3385-3387, 2000.
138. H.N. Chua, **K.L. Pey**, W.H. Lai and S.Y. Siah, "*Formation of voids in Ti-salicated BF_2^+ -doped sub-micron polysilicon lines*", Journal of Applied Physics, Vol. 87, No. 12, 8401-8406, 15 June 2000.
139. **K.L. Pey**, R. Sundaresan, H. Wong, S.Y. Siah and C.H. Tung, "*Void formation in titanium desilicide/ p^+ silicon interface: impact on junction leakage and silicide resistivity*", Materials Science and Engineering B, B74, nos. 1-3, pp. 289-295, 2000.
140. P.S. Lee, D. Mangelinck, **K.L. Pey**, J. Ding, C.S. Ho and A. See, "*On the Ni-Si phase transformation with/without native oxide*", Microelectronic Engineering, 51-52, pp. 583-594, 2000.
141. C.L. Gan, **K.L. Pey**, W.K. Chim and S.Y. Siah, "*Effects of high current conduction in sub-micron Ti-silicated films*", Solid-State Electronics, 44, pp. 1837-1845, 2000.
142. **K.L. Pey**, H.N. Chua and S.Y. Siah, "*Effect of BF_2^+ -implantation on void formation in Ti-salicated narrow polysilicon lines*", Electrochemical and Solid-State Letters, 3(9), pp. 442-445, 2000.
143. P.S. Lee, **K.L. Pey**, D. Mangelinck, J. Ding, A.T.S. Wee and L. Chan, "*Improved NiSi salicide process using presilicide N_2^+ implant for MOSFETs*", IEEE Electron Device Letters, vol. 21, no. 12, pp. 566-568, 2000.
144. D.Z. Chi, D. Mangelinck, S.K. Lahiri, P.S. Lee and **K.L. Pey**, "*A comparative study of current-voltage characteristics of Ni and Ni (Pt)- alloy silicated p^+/n diodes*", Applied Physics Letters, vol. 78, no. 21, pp. 3256-3258, 2001.
145. H.N. Chua, **K.L. Pey**, W.H. Lai, J.W. Chai, J.S. Pan and S.Y. Siah, "*X-ray photoemission spectroscopy study of silicidation of Ti on BF_2^+ -implanted polysilicon*", J. Vac. Sci. Technol. B 19(6), pp. 2252-2257, 2001.
146. P.S. Lee, **K.L. Pey**, D. Mangelinck, J. Ding, D.Z. Chi and L. Chan, "*New salicidation technology with Ni (Pt) alloy for MOSFETs*", IEEE Electron Device Letters, vol. 22, no. 12, pp. 568-561, 2001.
147. P.S. Lee, D. Mangelinck, **K.L. Pey**, J. Ding, J. Dai and A. See, "*Ni silicide formation on Si (100) and poly-Si with a presilicide N_2^+ implantation*", J. Electronic Materials, vol. 30, no.12, pp. 1554-1559, 2001.

148. P.S. Lee, D. Mangelinck, **K.L. Pey**, J. Ding, T. Osipowicz and L. Chan, "*Enhanced stability of Ni monosilicide on MOSFETs poly-Si gate stack*", Microelectronic Engineering, vol. 60, pp. 171-181, 2002.
149. P.S. Lee, **K.L. Pey**, D. Mangelinck, J. Ding, T. Osipowicz and A. See, "*Layer inversion of Ni (Pt)Si on mixed phase Si films*", Electrochemical and Solid-State Letters, vol. 5 (3), G15-G17, 2002.
150. W.L. Tan, **K.L. Pey**, S. Chooi, J.H. Ye and T. Osipowicz, "*Effect of a titanium cap in reducing interfacial oxides in the formation of nickel silicide*", Journal of Applied Physics, vol. 91, no. 6 (5), pp. 2901-2909, March 2002.
151. P.S. Lee, **K.L. Pey**, D. Mangelinck, J. Ding, D.Z. Chi, J.Y. Dai and L. Chan, "*Phase and layer stability of Ni- and Ni (Pt)-silicides on narrow poly-Si lines*", Journal of Electrochemical Society, vol. 149 (6), G331-G335, 2002.
152. H.B. Zhao, **K.L. Pey**, W.K. Choi, S. Chattopadhyay, E.A. Fitzgerald, D.A. Antoniadis and P.S. Lee, "*Interfacial reactions of Ni on $Si_{1-x}Ge_x$ ($x = 0.2, 0.3$) at low temperature by rapid thermal annealing*", Journal of Applied Physics, vol. 92, no. 1, pp. 214-217, 1 July 2002.
153. P.S. Lee, **K.L. Pey**, D. Mangelinck, J. Ding, D.Z. Chi, T. Osipowicz, J.Y. Dai and L. Chan, "*Effect of ion implantation on layer inversion of Ni silicided poly-Si*", Journal of Electrochemical Society, vol. 149 (9), G505-G509, 2002.
154. **K.L. Pey**, W.K. Choi, S. Chattopadhyay, H.B. Zhao, E.A. Fitzgerald, D.A. Antoniadis and P.S. Lee, "*Thermal reaction of nickel and $Si_{0.75}Ge_{0.25}$ alloy*", J. Vac. Sci. Technol. A, vol. 20(6), pp. 1903-1910, Nov/Dec 2002.
155. W.K. Choi, **K.L. Pey**, H.B. Zhao, T. Osipowicz and Z.X. Shen, "*Nickel silicidation on polycrystalline silicon germanium films*", International Journal of Modern Physics B, vol. 16, issues 28-29, pp. 4323-4326, 2002.
156. P. S. Lee, **K.L. Pey**, D. Mangelinck, J. Ding and L. Chan, "*In-situ XRD analysis of Ni(Pt)/Si(100) reactions in low temperature regime ≤ 400 °C*", Solid State Communications, Vol. 128/9-10, pp 325-328, 2003.
157. **K.L. Pey**, S. Chattopadhyay, W.K. Choi, Y. Miron, E.A. Fitzgerald, D.A. Antoniadis and T. Osipowicz, "*Stability and composition of Ni-germanosilicided $Si_{1-x}Ge_x$ films*" J. Vac. Sci. Technol. B 22(2), 852-858, Mar/Apr 2004.
158. C.S. Ho, **K.L. Pey**, C.H. Tung, B.C. Zhang and K.C. Tee, G. Karunasiri and S.J. Chua, "*Uniform void-free epitaxial $CoSi_2$ formation on shallow-trench-isolation bounded narrow Si (100) lines by template layer stress reduction*", Electrochemical and Solid-State Letters, 7(11), pp. H49-H51, 2004.
159. **K.L. Pey**, L. S. Chattopadhyay, W. K. Choi, Y. Miron, E. A. Fitzgerald and D. A. Antoniadis and T. Osipowicz, "*Stability and composition of Ni-germanosilicided $Si_{1-x}Ge_x$ films*", J. Vac. Sci. Technol. B 22(2), Mar-Apr 2004.
160. Y.S. Li, P.S. Lee and **K.L. Pey**, "*Effects of Ti/Co and Co/Ti systems on the germanosilicidation of poly-Si capped $poly-Si_{1-x}Ge_x$ substrate*", Thin Solid Films, 462-463, pp. 209-212, 2004.
161. N.G. Toledo, P.S. Lee and **K.L. Pey**, "*Characterization of junction leakage of Ti-capped Co- and Ni-silicided junctions*", Thin Solid Films, Vol. 462-463, pp. 202-208, 2004.
162. L.J. Jin, **K.L. Pey**, W.K. Choi, E.A. Fitzgerald, D.A. Antoniadis, D.Z. Chi and C.H. Tung, "*The interfacial reaction of Ni on (111) Ge & (100) Si*", Thin Solid Films, Vol. 462-463, pp. 151-155, 2004.
163. **Invited K.L. Pey**, P.S. Lee and D. Mangelinck, "*Ni(Pt) alloy silicidation on (100) Si and poly-silicon lines*", Thin Solid Film, Vol. 462-463, pp. 137-145, 2004.
164. P.S. Lee, **K.L. Pey**, D. Mangelinck, D.Z. Chi and T. Osipowicz, "*On the morphological changes of Ni- and Ni(Pt)-silicides*", Journal of Electrochem. Soc. 152 (4) G305-G308, 2005.

165. L.J. Jin, **K.L. Pey**, W.K. Choi, E.A. Fitzgerald, D.A. Antoniadis, A.J. Pitera, M.L. Lee and C.H. Tung, “*Highly oriented Ni(Pd)SiGe formation at 400°C*”, Journal of Applied Physics, Vol. 97, 104917, 2005.
166. L.J. Jin, **K.L. Pey**, W.K. Choi, E. A. Fitzgerald, D.A. Antoniadis, A.J. Pitera, M.L. Lee, D.Z. Chi, A. Rahman and T. Osipowicz, “*Effect of Pt on agglomeration and Ge out-diffusion in Ni(Pt) germanosilicide*”, Journal of Applied Physics, vol. 98, 0335220, 2005.
167. A. Rahman, T. Osipowicz, **K.L. Pey**, L.J. Jin, W.K. Choi, D.Z. Chi, D.A. Antoniadis, E.A. Fitzgerald and D.M. Isaacson, “*Suppression of oxidation in nickel germanosilicides by Pt incorporation*”, Applied Physics Letters, 87, 182116, 2005.
168. Y. Setiawan, P.S. Lee, C.W. Tan, and **K.L. Pey**, “*Effect of Ti alloying in nickel silicide formation*”, Thin Solid Films, Vol. 504(1-2), pp. 153-156, 2006.
169. E.J. Tan, M.L. Kon, **K.L. Pey**, P.S. Lee, Y.W. Zhang, W.D. Wang, and D.Z. Chi, “*Effects of Si(001) surface amorphization on ErSi₂ thin film*”, Thin Solid Films, Vol. 504, pp. 157-160, May 10, 2006.
170. L.J. Jin, **K.L. Pey**, W.K. Choi, D.A. Antoniadis, E.A. Fitzgerald and D.Z. Chi, “*Electrical characterization of platinum and palladium effects in nickel monosilicide/n-Si Schottky contacts*”, Thin Solid Films, Vol. 504, pp. 149-152, 2006.
171. E.J. Tan, M. Bouville, D.Z. Chi, **K.L. Pey**, P.S. Lee, D.J. Srolovitz, and C.H. Tung, “*Pyramidal structural defects in erbium silicide thin films*”, Applied Physics Letters, Vol. 88, pg. 021908, 2006.
172. E.J. Tan, **K.L. Pey**, D.Z. Chi, P.S. Lee, and L.J. Tang, “*Improved electrical performance of erbium silicide Schottky diodes formed by pre-RTA amorphization of Si*”, IEEE Electronic Device Letters, Vol. 27, no. 2, Feb 2006, pp. 93-95.
173. H.P. Yu, **K.L. Pey**, W.K. Choi, D.A. Antoniadis, E.A. Fitzgerald, D.Z. Chi, and C.H. Tung, “*Work function tuning of n-channel metal-oxide field-effect transistors using interfacial yttrium layer in fully silicided nickel gate*”, Appl. Phys. Letts., vol. 89(23), pg. 233520, 2006.
174. H.P. Yu, **K.L. Pey**, W.K. Choi, M.K. Dawood, H.G. Chew, D.A. Antoniadis, E.A. Fitzgerald, and D.Z. Chi, “*Effect of yttrium interlayer on Ni germanided metal gate workfunction in SiO₂/HfO₂*”, IEEE Electron Device Letters, Vol. 28, no. 12, pp. 1098-1011, Dec 2007.
175. E.J. Tan, **K.L. Pey**, D.Z. Chi, P.S. Lee and Y. Setiawan and K.M. Hoe, “*Materials and electrical characterization of Er(Si_{1-x}Ge_x)_{2-y} films formed on Si_{1-x}Ge_x (001) (x = 0 – 0.3) via rapid thermal annealing*”, Journal of the Electrochemical Society, 155(1), pp. H26-H30, 2008.
176. E.J. Tan, **K.L. Pey**, N. Singh, D.Z. Chi, G.Q. Lo, P.S. Lee, K.M. Hoe, Y.K. Chin, and G.D. Cu, “*Erbium silicided Schottky source/drain silicon nanowire N-Metal-Oxide-Semiconductor Field-Effect Transistors*”, Japanese Journal of Applied Physics, Vol. 47, No. 4, pp. 3277–3281, 2008.
177. K.H. Tan, D.Z. Chi and **K.L. Pey**, “*Optical and electrical characterization of sputter-deposited FeSi₂ and its evolution with annealing temperature*”, Journal of Applied Physics, 104, 064117, 25 Sep 2008.
178. X Y. Setiawan, S. Balakumar, E. J. Tan, **K. L. Pey** and P. S. Lee, “*Textured Ni(Pt) Germanosilicide Formation on a Condensed Si_{1-x}Ge_x/Si Substrate*”, Journal of The Electrochemical Society 156(6), H500, 2009.
179. K.H. Tan, **K.L. Pey** and D.Z. Chi, “*Effects of boron and arsenic doping in β-FeSi₂*”, Journal of Applied Physics, 106(2), 023712, 2009.

Pulsed laser annealing for ultrashallow junction and metal-silicide formation

- 180.** Y.F. Chong, **K.L. Pey**, A.T.S. Wee, A. See, L. Chan and L.H. Chua, "*Annealing of ultrashallow p^+/n junctions by 248 nm excimer laser and rapid thermal processing with different preamorphization depths*", Applied Physics Letters, Vol. 76, No. 22, pp. 3197-3199, 2000.
- 181.** Y.F. Chong, **K.L. Pey**, Y.F. Lu, A.T.S. Wee, T. Osipowicz, H.L. Seng, A. See and J.Y. Dai, "*Liquid-phase epitaxial growth of amorphous silicon during laser annealing of ultra-shallow p^+/n junctions*", Applied Physics Letters, **77**, pp. 2994-2996, 2000.
- 182.** Y.F. Chong, **K.L. Pey**, Y.F. Lu, A.T.S. Wee and A. See, "*Study of the morphological modifications induced by laser annealing of preamorphized silicon*", Surface Review & Letters, vol. 8, no. 5, pp. 441-445, 2001.
- 183.** Y.F. Chong, **K.L. Pey**, A.T.S. Wee, A. See, Z.X. Shen, C.H. Tung, R. Gopalakrishnan and Y.F. Lu, "*Laser-induced titanium disilicide formation for sub-micron technologies*", J. Electronic Materials, vol. 30, no.12, pp. 1549-1553, 2001.
- 184.** Y.F. Chong, **K.L. Pey**, A.T.S. Wee, T. Osipowicz, A. See and L. Chan, "*Control of transient enhanced diffusion of boron after laser thermal processing of preamorphized silicon*", Journal of Applied Physics, vol. 92, no. 3, pp. 1344-1350, 1 August 2002.
- 185.** Y.F. Chong, **K.L. Pey**, A.T.S. Wee, M.O. Thompson, C.H. Tung and A. See, "*Laser-induced amorphization of silicon during pulsed laser irradiation of TiN/Ti/polycrystalline silicon/SiO₂/silicon*", Applied Physics Letters, vol. 81, no. 20, pp. 3786-3788, Nov. 2002.
- 186.** Y.F. Chong, H.J. L. Gossmann, M.O. Thompson, **K.L. Pey**, A.T.S. Wee, S. Talwar and L. Chan, "*Reduction of carrier depletion in p^+ polysilicon gates using laser thermal processing*", IEEE Electron Device Letters, vol. 24, no. 5, pp. 362-362, May 2003.
- 187.** Y.F. Chong, H.J. L. Gossmann, **K.L. Pey**, M.O. Thompson, A.T.S. Wee and C.H. Tung, "*Reduction of polysilicon gate depletion effect in NMOS devices using laser thermal processing*", Electrochemical and Solid-State Letters, 7(2), G25-27, 2004.
- 188.** F.L. Chow, **K. L. Pey**, C.H. Tung, P.S. Lee, X.C. Wang, G.C. Lim and Y.F. Chong, "*Formation of metastable silicide phase of Ti capped Co/Si film stacks after pulsed KrF laser annealing*", Electrochemical and Solid-State Letters, 7(10), pp. G213-G215, 2004.
- 189.** Y.F. Chong, M.O. Thompson, S. Yang, H.J. L. Gossmann and **K.L. Pey**, "*Time-resolved reflectance studies of silicon during laser thermal processing of amorphous silicon gates on ultrathin gate oxides*", Journal of Applied Physics, Vol. 95, no. 11, pp. 6048-6053, 2004.
- 190.** Y. F. Chong, H.J. L. Gossmann, **K.L. Pey** and M.O. Thompson, A.T.S. Wee and C.H. Tung, "*Laser thermal processing of amorphous silicon gates to reduce poly-depletion in CMOS devices*", IEEE Trans. on Electron Devices, Vol. 51(5), pp. 669-676, May 2004.
- 191.** K.K. Ong, **K.L. Pey**, P.S. Lee, K.L. Yeo, A.T. S. Wee, Y.F. Chong, and X.C. Wang, "*Formation of ultra-shallow p^+/n junctions in silicon-on-insulator (SOI) substrate using laser annealing*", Materials Science & Engineering B, 114-115C, 25, 2004.
- 192.** F.L. Chow, P.S. Lee, **K.L. Pey**, L.J. Tang, C.H. Tung, X.C. Wang and G.C. Lim, "*Pulsed laser induced silicidation on TiN-capped Co/Si Bilayers*", Journal of Applied Physics, Vol. 99, pg. 044902, 2006.
- 193.** P.S. Lee, **K.L. Pey**, F.L. Chow, L.J. Tang, C.H. Tung, X.C. Wang and G.C. Lim, "*Multiple-pulsed laser thermal annealing for the formation of silicided junction*", IEEE Electron Device Letters, Vol. 27 (4), pp. 237-239, Apr 2006.

194. **K.L. Pey**, K.K. Ong, P.S. Lee, A.T.S. Wee, X.C. Wang, Y.F. Chong, L.H. Wong and C.C. Wong, “*Enhanced dopant activation in strained-Si/Si_{1-x}Ge_x substrate using non-melt laser annealing*”, ECS Trans. 1, (30) 1, 2006.
195. K.K. Ong, **K.L. Pey**, P.S. Lee, A.T.S. Wee, X.C. Wang, and Y.F. Chong, “*Dopant activation in subamorphized silicon upon laser annealing*”, Applied Physics Letters, **89**, pg. 082101, 2006.
196. K.K. Ong, **K.L. Pey**, P.S. Lee, A.T.S. Wee, X.C. Wang and Y.F. Chong, “*Role of low temperature rapid thermal annealing in post-laser-annealed p-channel metal-oxide-semiconductor field effect transistor*”, Applied Physics Letters, vol. **89**, pg. 122113, 2006.
197. K.K. Ong, **K.L. Pey**, P.S. Lee, A.T.S. Wee, X.C. Wang, Y.F. Chong, L.H. Wong, and C.C. Wong, “*Dopant distribution during recrystallization transient at the maximum melt depth induced by laser annealing*”, Appl. Phys. Letts. 89, 172111, 2006.
198. Y. Setiawan, P.S. Lee, **K.L. Pey**, X.C. Wang and G.C. Lim, “*Laser-induced Ni(Ti) silicide formation*”, App. Phys. Letts., Vol. 88 (11), pg. 113108, Mar 13 2006.
199. Y. Setiawan, P.S. Lee, **K.L. Pey**, X.C. Wang, G.C. Lim and F.L. Chow, “*Nickel Silicide formation using multiple-pulsed laser annealing*”, Journal of Applied Physics, Vol. **101(3)**, 034307, Feb 2007. **Also selected for the 19 February 2007 issue 7 of Virtual Journal of Nanoscale Science & Technology.**
200. Y. Setiawan, P.S. Lee, **K.L. Pey**, X.C. Wang and G.C. Lim and B.L. Tan, “*Laser-induced Ni(Pt) germanosilicide formation through a self-limiting melting phenomenon on Si_{1-x}Ge_x/Si heterostructure*”, Applied Physics Letters, Vol. 90, pg. 073108, Feb 2007.
201. D.X.M. Tan, **K.L. Pey**, K.K. Ong, B. Colombeau, C.M. Ng, S.H. Yeong, A.T.S. Wee, C.J. Liu and X.C. Wang, “*Vacancy engineering by optimized laser irradiation in boron-implanted, pre-amorphized silicon substrate*”, Applied Physics Letters, **92**, 203107, 21 May 2008.
202. S.H. Yeong, B. Colombeau, C.H. Poon, K.R.C. Mok, A. See, F. Benistant, M.P. Srinivasan, X.M. Tan, **K.L. Pey**, C.M. Ng and L. Chan, “*Understanding of boron junction stability in preamorphized silicon after optimized flash annealing*”, Journal of The Electrochemical Society, 155, H508, 2008.
203. C.Y. Ong, **K.L. Pey**, X. Li, X. C. Wang, C.M. Ng and L. Chan, “*Laser annealing induced high Ge concentration epitaxial SiGe layer in Si_{1-x}Ge_x virtual substrate*”, Applied Physics Letters, **93**, 041112, 2008.
204. Y. Setiawan, P.S. Lee, S. Balakumar, **K.L. Pey**, and X.C. Wang, “*Laser-induced melt-mediated Ni(Pt) germanosilicide formation on condensed Si_{1-x}Ge_x/Si substrates*”, Electrochemical and Solid-State Letters, vol. 11(9), 2008.
205. C.Y. Ong, **K. L. Pey**, K.K. Ong, D.X.M. Tan, X.C. Wang, H.Y. Zheng, C.M. Ng and L. Chan “*A low-cost method of forming epitaxy SiGe on Si substrate by laser annealing*”, Applied Physics Letters, **94**, 082104, 2009.
206. D.X.M. Tan, K.K. Ong, K.L. Pey, X.C. Wang, GQ. Lo, C. M. Ng, L. Chan and H.Y. Zheng, “*Vacancy generation by laser pre-irradiation for junction leakage suppression*”, IEEE Electron Device Letters, Vol. 30, issue 12, pp. 1263-1265, 2009.
207. X.C. Wang, H.Y. Zheng, C.W. Tan, F. Wang, H.Y. Yu, and **K.L. Pey**, “*Femtosecond laser induced surface nano structuring and simultaneous crystallization of amorphous thin silicon film*”, Optics Express, Vol. 18, Issue 18, pp. 19379-19385, 2010.
208. X. C. Wang, H. Y. Zheng, C. W. Tan, F. Wang, H. Y. Yu and **K.L. Pey**, “*Fabrication of silicon nanobump arrays by near-field enhanced laser irradiation*”, Applied Physics Letters, Vol. 96, 084101, 2010.

- 209.** C.Y. Ong, **K.L. Pey**, C.M. Ng, B.S. Ong, C.P. Wong, Z.X. Shen, Z.X. Xing, X.C. Wang, H.Y. Zheng, L. Chan, “*A comparative study on Si activation in GaAs between laser annealing and rapid thermal annealing*”, Electrochemical and Solid-State Letters, Vol. **13**, 6, H200-H202, 2010.

Electromigration and Stress migration of Cu interconnects, Cu-Cu wafer bonding and TSV

210. C.L. Gan, C.V. Thompson, **K.L. Pey**, W.K. Choi, H.L. Tay, B. Yu and M.K. Radhakrishnan, "[Effect of current direction on the lifetime of different levels of Cu dual-damascene metallization](#)", Applied Physics Letters, vol. 79, no. 27, pp. 4592-4599, 2001.
211. L.W. Chu, W.K. Chim, **K.L. Pey** and J.Y.K. Yeo, "[Combined low frequency noise and resistance measurements for void extraction in deep submicrometer interconnects](#)", J. Electronic Materials, vol. 30, pp. 1513-1519, 2001.
212. C.L. Gan, C.V. Thompson, **K.L. Pey** and W.K. Choi, "[Experimental characterization and modeling of the reliability of 3-terminal dual-damascene Cu interconnect trees](#)", Journal of Applied Physics, vol. 94, no. 2, pp. 1222-1228, 15 July 2003.
213. C.W. Chang, Z.S. Choi, C.V. Thompson, C.L. Gan, **K.L. Pey**, W.K. Choi, N. Hwang, "[Electromigration immortality as a function of stress configuration in a simple dual-damascene Cu interconnect tree](#)", Journal of Applied Physics, **99**, pg. 094505, 2006.
214. C.W. Chang, C.V. Thompson, C.L. Gan, **K.L. Pey**, W.K. Choi, and Y.K. Lim, "[Effects of micro-voids on the line-width dependence of electromigration failure of dual-damascene copper interconnects](#)", Applied Physics Letters, Vol. 90, No. 19, No. 193505, 2007.
215. H.L. Leong, C.L. Gan, C.V. Thompson CV, **K.L. Pey** and H.Y. Li, "[Application of contact theory to metal-metal bonding of silicon wafers](#)", Journal of Applied Physics, vol. 102 (10), pg. 103510, 2007.
216. N. Ranganathan, K. Prasad, N. Balasubramanian and **K.L. Pey**, "[A study of thermo-mechanical stress and its impact on through-silicon vias](#)", Journal of Micromech. Microeng., 18, pg. 075018, 2008.
217. N. Ranganathan, D.Y. Lee, L. Ebin, N. Balasubramanian, K. Prasad and **K.L. Pey**, "[The development of a tapered silicon micro-micromachining process for 3D microsystems packaging](#)", Journal of Micromech. Microeng., Vol. 18, pg. 115028, 15 Oct 2008.
218. H.L. Leong, C.L. Gan, C.V. Thompson, **K.L. Pey** and H. Li, "[Experimental characterization and modeling of the contact resistance of Cu-Cu bonded interconnects](#)", Journal of Applied Physics, **105**, 033514, 2009.
219. H.L. Leong, C.L. Gan, C.V. Thompson, **K.L. Pey** and H.Y. Li, "[Electromigration-induced bond improvement for three-dimensional integrated circuits](#)", Applied Physics Letters, **94**, 081901, 2009.
220. N. Ranganathan, A. Malar, D.Y. Lee, K. Prasad and **K.L. Pey**, "[Development and Characterization of Tapered Silicon Etch Process by Topography Modeling for TSV Application](#)", Journal of Microelectronics and Electronic Packaging 7(1), pp. 58-66, 2010.
221. A. Heryanto, **K.L. Pey**, Y.K. Lim, N. Raghavan, W. Liu, J. Wei, C.L. Gan and J.B. Tan "[Stress migration risk on electromigration reliability in advanced narrow line copper interconnects](#)", Journal of Applied Physics, 110(8), 083702, 2011.
222. N. Ranganathan, D.Y. Lee, L. Youhe, G.Q. Lo, K. Prasad and **K.L. Pey**, "[Influence of Bosch Etch Process on Electrical Isolation of TSV Structures](#)", IEEE Transactions on Components, Packaging and Manufacturing Technology, 1(10), pp. 1497-1507, 2011.
223. A. Heryanto, **K.L. Pey**, Y.K. Lim, W. Liu, N. Raghavan, J. Wei, C.L. Gan, M.K. Lim and J.B. Tan, "[The effect of stress migration on electromigration in dual damascene copper interconnects](#)", Journal of Applied Physics, 109(1), 013716, 2011.

- 224. R.I. Made, C.L. Gan, L. Yan, K.H.B. Kor, H.L. Chia, **K.L. Pey**, C.V. Thompson, "[*Experimental characterization and modeling of the mechanical properties of Cu-Cu thermocompression bonds for three-dimensional integrated circuits*](#)", Acta Materialia, Volume 60, Issue 2, pp. 578-587, 2012.
- 225. A. Heryanto, W.N. Putra, A. Trigg, S. Gao, W.S. Kwon, F.X. Che, X.F. Ang, J. Wei, R.I. Made, C.L. Gan and K.L. Pey, "[*Effect of Copper TSV Annealing on Via Protrusion for TSV Wafer Fabrication*](#)", Journal of Electronic Materials, 41, pp. 2533-2542, 2012.
- 226. W.L. Ng, K.C. Tee, J. Liu, Y.C. Ye, O. Aubel, C.S. Tan and **K.L. Pey**, "[*Robust Electromigration reliability through engineering optimization*](#)", Microelectronics Reliability, 54(9-10), pp. 1666-1670, 2014.

227. E.J. Tan, **K.L. Pey**, N. Singh, G.Q. Lo, D.Z. Chi, Y.K. Chin, L.J. Tang, P.S. Lee and C.K.F. Ho, "*Demonstration of Schottky barrier nMOS transistors with erbium silicided source/drain and silicon nanowire channel*", IEEE Electron Devices Letters, Vol 29, No. 10, pp. 1167-1170, October 2008.
228. E.J. Tan, **K.L. Pey**, N. Singh, G.Q. Lo, D.Z. Chi, Y.K. Chin, L.J. Tang, P.S. Lee and C.K.F. Ho, "*Nickel-silicided Schottky junction CMOS transistors with gate-all-around nanowire channels*", IEEE Electron Devices Letters, Vol 29, No. 8, pp. 902-905, August 2008.
229. S. T. Boles, E. A. Fitzgerald, C. V. Thompson, C. K. F. Ho, **K. L. Pey**, "*Catalyst proximity effects on the growth rate of Si nanowires*", J. Appl. Phys. 106, 044311, 2009.
230. X.D. Wang, **K.L. Pey**, W.K. Choi, C.K.F. Ho, E. Fitzgerald, D. Antoniadis, "*Arrayed Si/Si-Ge nanowire heterostructure formation via Au-catalyzed wet chemical etching method*", Electrochemical and Solid-State Letters, **12**(5), K37-K40, Mar 6, 2009.
231. Z.R. Wang, G. Zhang, **K.L. Pey**, C.H. Tung, and G.Q Lo, "*Schottky-ohmic transition in metal-all-around electrical contacts to silicon nanowires*", Journal of Applied Physics 105, 094508, 2009.
232. Y.K. Chin, **K.L. Pey**, N. Singh, G.Q. Lo, K.H. Tan, C.Y. Ong, L.H. Tan, "*Dopant segregated Schottky silicon nanowire (DSS SiNW) MOSFETs with gate-all-around channels*", IEEE Electron Device Letters, vol. 30, no. 8, pp. 843-845, 2009.
233. G.J. Zhu, X. Zhou, T.S. Lee, L.K. Ang, G.H. See, S.H. Lin, Y.K. Chi, and **K.L. Pey**, "*A compact model for undoped silicon-nanowire MOSFETs with Schottky barrier source/drain*", IEEE Transactions on Electron Devices, vol. 56, no. 5, pp. 1100-1109, May 2009.
234. B. Güzeltürk, E. Mutlugün, X.D. Wang, **K.L. Pey** and H.V. Demir, "*Photovoltaic nanopillar radial junction diode architecture enhanced by integrating semiconductor quantum dot nanocrystals as light harvesters*", Applied Physics Letters, 97(9), 093111, 2010.
235. X. Wang, **K.L. Pey**, C.H. Yip, E.A. Fitzgerald and D. A. Antoniadis, "*Vertically arrayed Si nanowire/nanorod-based core-shell p-n junction solar cells*", Journal of Applied Physics, 108(12), 124303, 2010.
236. Guojun Zhu, Xing Zhou, Yoke-King Chin, **K.L. Pey**, Junbin Zhang, Guan Huei See, Shihuan Lin, Yafei Yan, Zuhui Chen, "*Subcircuit Compact Model for Dopant-Segregated Schottky Gate-All-Around Si-Nanowire MOSFETs*", IEEE Transactions on Electron Devices, 57(4), pp. 772 - 781, 2010.
237. Y.N. Chen, **K.L. Pey**, K.E.J. Goh, Z.Z. Lwin, P.K. Singh and S. Mahapatra, "*Tri-Level Resistive Switching in Metal-Nanocrystal-Based Al₂O₃/SiO₂ Gate Stack*", IEEE Transactions on Electron Devices, 57(11), pp. 3001-3005, 2010.
238. Z.Z. Lwin, **K.L. Pey**, N. Raghavan, Y.N. Chen and S. Mahapatra, "*New leakage mechanism and dielectric breakdown layer detection in metal nanocrystals embedded dual layer memory gate stack*", IEEE Electron Device Letters, Vol. 32, No. 6, pp.800-802, 2011.
239. Z.Z. Lwin, **K.L. Pey**, C. Liu, Q. Liu, Q. Zhang, Y.N. Chen, P.K. Singh and S. Mahapatra "*Localized charge trapping and lateral charge diffusion in metal nanocrystal-embedded High-k/SiO₂ gate stack*", Applied Physics Letters, 99(22), 222102, 2011.
240. Y.N. Chen, **K.L. Pey**, K.E.J. Goh, Z.Z. Lwin, P. Singh and S. Mahapatra, "*Study of automatic recovery on the metal nanocrystal-based Al₂O₃/SiO₂ gate stack*", Applied Physics Letters, 98(8), 083504, 2011.

241. Y.N. Chen, K.E.J. Goh, X. Wu, Z.Z. Lwin, P.K. Singh, S. Mahapatra and **K.L. Pey**, "*Temperature-dependent relaxation current on single and dual layer Pt metal nanocrystal-based Al₂O₃/SiO₂ gate stack*", Journal of Applied Physics, 112(10), 104503, 2012.
242. W. Lu, K.L. Pey, X. Wang, X. Li, Z. Chen, S. Nawab, K.C. Leong, C.L. Gan and C.S. Tan, "*Vertical Silicon Nanowire Diode with Nickel Silicide Induced Dopant Segregation*", Japanese Journal of Applied Physics, 50, 11PE08, 2012.
243. H.Y. Yang, Z.J. Han, S.F. Yu, **K.L. Pey**, K. Ostrikov and R. Karnik, "*Carbon nanotube membranes with ultrahigh specific adsorption capacity for water desalination and purification*", Nature Communications, Vol. 4, 2220, 2013.
244. R.A. Susantyoko, X. Wang, L. Sun, **K.L. Pey**, E. Fitzgerald, and Q. Zhang, "*Germanium coated vertically-aligned multiwall carbon nanotubes as lithium-ion battery anodes*", Carbon, Vol. 77, pp. 551-559, 2014.
245. R.A. Susantyoko, X. Wang, Y. Fan, Q. Xiao, E. Fitzgerald, **K.L. Pey** and Q. Zhang, "*Stable cyclic performance of nickel oxide-carbon composite anode for lithium-ion batteries*", Thin Solid Films, 558, pp. 356-364, 2014.

Others

Cathodoluminescence

246. J.C.H. Phang, **K.L. Pey** and D.S.H. Chan, "[A simulation model for cathodoluminescence in the scanning electron microscope](#)", IEEE Transactions Electron Devices, vol. 39, no. 4, pp. 782-791, 1992.
247. W.K. Chim, D.S.H. Chan, T.S. Low, J.C.H. Phang, K.S. Sim and **K.L. Pey**, "[Modeling techniques for the quantification of some electron beam induced phenomena](#)", Scanning Microscopy, vol. 6, no. 4, pp. 961-978, 1992.
248. D.S.H. Chan, **K.L. Pey** and J.C.H. Phang, "[Semiconductor parameters extraction using cathodoluminescence in the scanning electron microscope](#)", IEEE Transactions on Electron Devices, vol. 40, no. 8, pp. 1417-1425, 1993.
249. **K.L. Pey**, J.C.H. Phang and D.S.H. Chan, "[Investigation of dislocations in GaAs using cathodoluminescence in the scanning electron microscope](#)", Scanning Microscopy, vol. 7, no. 4, pp. 1195-1206, 1993.
250. **K.L. Pey**, W.K. Chim, J.C.H. Phang and D.S.H. Chan, "[Optoelectronic material analysis and device failure analysis using SEM cathodoluminescence](#)", Microelectronics and Reliability, vol. 34, no. 7, pp. 1193-1202, 1994.
251. **K.L. Pey**, W.K. Chim, L.S. Koh, Y.Y. Liu and S.Y.C. Chew, "[An application of spectroscopic emission microscopy and cathodoluminescence to the failure analysis of near-infrared light emitting diodes](#)", Microelectronics Reliability, vol. 35, no. 6, pp. 935-946, 1995.
252. **K.L. Pey**, D.S.H. Chan and J.C.H. Phang, "[Cathodoluminescence contrast of localized defects Part I. Numerical model for simulation](#)", Scanning Microscopy, vol. 9, no. 2, pp. 355-366, 1995.
253. **K.L. Pey**, D.S.H. Chan and J.C.H. Phang, "[Cathodoluminescence contrast of localized defects Part II. Defect investigation](#)", Scanning Microscopy, vol. 9, no. 2, pp. 367-380, 1995.
254. **K.L. Pey**, J.C.H. Phang, D.S.H. Chan and Y.K. Leong, "[Design and characterization of a single reflection solid state detector with high discrimination against backscattered electron for cathodoluminescence microscopy](#)", Scanning, vol. 18, pp. 35-44, 1995.

Novel oxide growth and characterization

255. W.K. Choi, J.H. Chen, L.K. Bera, W. Feng, **K.L. Pey**, J. Mi, C.Y. Yang, A. Raman, S.J. Chua, J.S. Pan, A.T.S. Wee and R. Liu, "[Structural characterization of rapid thermal oxidized \$Si_{1-x}yGe_xC_y\$ alloy films grown by rapid thermal chemical vapor deposition](#)", Journal of Applied Physics, vol. 87, no. 1, pp. 192-197, 2000.
256. W.K. Choi, L.K. Bera, J.H. Chen, W. Feng, **K.L. Pey**, H. Yoong, J. Mi, F. Zhang and C.Y. Yang, "[Structural characterization of rapid thermal oxidized silicon-germanium-carbon films](#)", Materials Science and Engineering B, B56, pp. 184-186, 2000.
257. C.S. Tan, W.K. Choi, L.K. Bera, **K.L. Pey**, D.A. Antoniadis, E.A. Fitzgerald, M.T. Currie and C.K. Maiti "[N₂O rapid thermal oxidation of strained Si/relaxed SiGe heterostructure grown by UHV CVD](#)", Solid State Electronics, 45, pp. 1945-1949, 2001.
258. L.H. Wong, C.C. Wong, K.K. Ong, J.P. Liu, L. Chan, R. Rao, L. Liu, Z.X. Shen and **K.L. Pey**, "[Thermal stability of strained Si/Si_{1-x}Ge_x heterostructures for advanced microelectronics devices](#)", Thin Solid Films, Vol. 462-463, pp. 76-79, 2004.

Analytical analysis and spectroscopy

259. D. Mangelinck, P.S. Lee, T. Osipowicz and **K.L. Pey**, "*Analysis of laterally non-uniform layers and sub-micron devices by Rutherford backscattering*", Nuclear Instruments and Methods in Physics Research B 215(3-4), pp. 495–500, 2004.
260. Y. Zheng, A.T.S. Wee, **K.L. Pey**, C. Troadec, S.J. O'Shea and N. Chandrasekhar, "*Hot electron transport in Au-HfO₂-SiO₂-Si structures studied by ballistic electron emission spectroscopy*", Applied Physics Letters **90**, pg. 142915, 2007.
261. W. Chandra, L.K. Ang, **K.L. Pey** and C.M. Ng, "*Two dimensional analytical Mott-Gurney law for a trap-filled solid*", Applied Physics Letters, **90**, 153505, 2007.
262. W.J. Liu, H.Y. Yu, S.H. Xu, Q. Zhang, Z. Zou, J.L. Wang, **K.L. Pey**, J. Wei, H.L. Zhu and M.F. Li, "*Understanding Asymmetric Transportation Behavior in Graphene Field-Effect Transistors Using Scanning Kelvin Probe Microscopy*", IEEE Electron Device Letters, 32(2), pp. 128-130, 2011.
263. H.L. Qin, K.E.J. Goh, C. Troadec, M. Bosman and **K.L. Pey**, "*The electronic barrier height of silicon native oxides at different oxidation stages*", Journal of Applied Physics, Vol. 111, 054111, 2012.
264. H.L. Qin, K.E.J. Goh, M. Bosman, **K.L. Pey** and C. Troadec, "*Subthreshold characteristics of ballistic electron emission spectra*", Journal of Applied Physics, 111, 013701, 2012.
265. H.L. Qin, Z.Q. Liu, C. Troadec, K.E.J. Goh, M. Bosman, B.S. Ong, S.Y. Chiam and **K.L. Pey**, "*Barrier height determination of Au/Oxidized GaAs/n-GaAs using ballistic electron emission spectroscopy*", Journal of Vacuum Science & Technology B, 30, 011805, 2012.
266. H.L. Qin, K.E.J. Goh, M. Bosman, X. Li, **K.L. Pey**, and C. Troadec, "*Effect of surface contamination on the electron tunneling in the high bias range*", Journal of Vacuum Science & Technology A 30(4), 041402-1, 2012.
267. R.S. Kajen, N. Chandrasekhar, **K.L. Pey** and C. Vijila, "*Trap energy levels in graphene oxide determined by ballistic electron emission spectroscopy*", ECS Solid State Lett. 2012, Volume 1, Issue 5, Pages M27-M28.
268. R.S. Kajen, N. Chandrasekhar, Ming Hua Ng, Seok Hong Goh, **Kin Leong Pey** and C. Vijila, "*Ballistic Electron Emission Microscopy Study of Charge Transport Across an Au/Graphene-Oxide/Modified-Si Stack*", ECS Solid State Lett. 2012, Volume 1, Issue 2, Pages M13-M15.
269. R.S. Kajen, N. Chandrasekhar, M. H. Ng, S.H. Goh, **K. L. Pey** and C. Vijila, M. Jaiswal, S. Saravanan, A.M.H. Ng, C.P. Wong and K.P. Loh, "*Ballistic Electron Emission Microscopy Study of Charge Transport Across an Au/Graphene-Oxide/Modified-Si Stack*", ECS Solid State Letters, 1(2), 2012.
270. R.S. Kajen, N. Chandrasekhar, **K.L. Pey**, C. Vijaya, M. Jaiswal, S. Saravanan, A.M.H. Ng, C.P. Wong and K.P. Loh, "*Charge transport in lightly reduced graphene oxide: A transport energy perspective*", Journal of Applied Physics, 113(6), 063710, 2013.

IC failure and physical analysis

271. V.K. Ravikumar, G. Lim, J.M. Chin, **K.L. Pey** and J.K.W. Yang, "*Understanding spatial resolution of laser voltage imaging*", Microelectronic Reliability, Vol. 88-90, pp. 255-261, 2018.
272. V. K. Ravikumar, J. M. Chin, W. Lua, N. Linarto, G. Ranganathan, J. Trisno, **K.L. Pey** and J.K.W. Yang, "*Super-resolution laser probing of integrated circuits using algorithmic methods*", Nature Communications, 13, 5155, 2022.

Polymer

273. T.H. Chieng, L.M. Gan, C.H. Chew, L. Lee, S.C. Ng, **K.L. Pey** and D. Grant, "*Microporous polymeric materials by microemulsion polymerization: Effect of surfactant concentration*", Langmuir, vol. 11, pp. 3321-3326, 1995.

274. T.H. Chieng, L.M. Gan, C.H. Chew, S.C. Ng and **K.L. Pey**, "[Formation of microporous polymeric materials by microemulsion polymerization of methylmethacrylate and 2-hydroxyethyl methacrylate](#)", J. Appl. Polym. Scie., vol. 60, pp. 1561-1568, 1996.
275. T.H. Chieng, L.M. Gan, C.H. Chew, S.C. Ng and **K.L. Pey**, "[Microstructural control of polymeric materials via a microemulsion pathway using mixed non-polymerizable and polymerizable anionic surfactant](#)", Langmuir, Vol. 12, pp. 319-324, 1996.
276. T.H. Chieng, L.M. Gan, C.H. Chew, S.C. Ng and **K.L. Pey**, "[Microporous polymeric materials by polymerization of microemulsion containing different alkyl chain lengths of cationic surfactant](#)", Polymer, vol. 37, no. 13, pp. 2801-2809, 1996.
277. T.H. Chieng, L.M. Gan, C.H. Chew, S.C. Ng and **K.L. Pey**, "[Microporous polymeric materials by microemulsion polymerization: Effect of the mixed ratio of long and short alkyl chain length of N-alkyltrimethylammonium bromides](#)", Polymer, vol. 37, no. 21, pp. 4823 - 4831, 1996.
278. T.H. Chieng, L.M. Gan, W.K. Teo and **K.L. Pey**, "[Porous polymeric membranes by microemulsion polymerization: Effect of anionic and cationic surfactants](#)", Polymer, vol. 37, no. 26, pp. 5917-5925, 1996.

Miscellaneous

279. B.S. Ong, **K.L. Pey**, C.Y. Ong, C.S. Tan, C.L. Gan, H. Cai, D.A. Antoniadis and E.A. Fitzgerald, "[Effect of using chemical vapor deposition \(CVD\) \$WSi_2\$ and post metallization annealing \(PMA\) on GaAs metal-oxide-semiconductor capacitors](#)", Electrochemical and Solid-State Letters, Vol. 13, 9, H328-H331, 2010.
280. B.S. Ong, **K.L. Pey**, C.Y. Ong, C.S. Tan, D.A. Antoniadis and E.A. Fitzgerald, "[Comparison between chemical vapor deposited and physical vapor deposited \$WSi_2\$ metal gate for InGaAs n-metal-oxide-semiconductor field-effect transistors](#)", Applied Physics Letters, 98(18), 182102, 2011.
281. R.J.H. Ng, R.V. Krishnan, Z. Dong, J. Ho, H. Liu, Q. Ruan, **K.L. Pey**, and J.K.W. Yang, "[Micro-tags for art: covert visible and infrared images using gap plasmons in native aluminum oxide](#)", Optical Materials Express, 9(2), pp. 788-801, 2019.
282. X. Zhu, S. Dong, F. Yu, F. Deng, K. Shubhakar, **K.L. Pey** and J. Luo, "[Silicon-Controlled Rectifier Embedded Diode for 7 nm FinFET Process Electrostatic Discharge Protection](#)", Nanomaterials, 12, 1743, 2022.
283. Tommaso Zanotti, Alok Ranjan, Sean J O'Shea, Nagarajan Raghavan, Ramesh Thamankar, **Kin Leong Pey**, Francesco Maria Puglisi, "[Guidelines for the design of random Telegraph Noise-based true random number generators](#)", IEEE Transactions on Device and Materials Reliability, 2024.
284. Lan Li, Ran Bi, Zuoyuan Dong, Changqing Ye, Jing Xie, Chaolun Wang, Xiaomei Li, **Kin-Leong Pey**, Ming Li, Xing Wu, "[Atomic-scale strain analysis for advanced Si/SiGe heterostructure by using transmission electron microscopy](#)", Electron, page e32, 2024.

Higher education innovation and transformation

285. Christopher Magee, **Pey Kin Leong**, Chen Jin, Jianxi Luo, and Daniel D. Frey, “*Beyond R&D: What Design adds to a Modern Research University*”, International Journal of Engineering Education, 28(2), 2012.
286. C. Telenko, K. Wood, K. Otto, M.R. Elara, S. Foong, **K.L. Pey**, U.X. Tan, B. Camburn, D. Moreno and D. Frey, “*Designettes: An Approach to Multidisciplinary Engineering Design Education* “, Journal of Mechanical Design, 138 (2), 022001, 2016.
287. Bina Rai, Julia Yajuan Zhu, Dawn Koh C-I, Khoo Xiaojuan, Lakshminarasimhan Krishnaswamy, Rajesh Chandramohanadas, Ong Eng Shi and **Pey Kin Leong**, “*An Investigation into the Impact of the Flipped Classroom with Active Learning on the Perception and Performance of Biology Nonmajor Students at the Undergraduate Level*”, Journal of College Science Teaching, Volume 50, Issue 2, Pages 27-39, 2020.
288. Sockalingam, Nachamma, **K.L. Pey** and Seh Chun Lim, “*Transforming Engineering Education: A Case Study of Singapore University of Technology and Design (SUTD)*”, Advances in Engineering Education, Vol. 9, August 2021 (<https://advances.asee.org/7268-2/>).
289. Nachamma Sockalingam, Kenneth Lo, Judy Teo, Cheah Chin Wei, Danny Chow Jiun Jiet, Dorien Herremans, Melvin Lee Ming Jun, Oka Kurniawan, Yixiao Wang and **Kin Leong Pey**, “*Towards the future of education: cyber-physical learning*”, Discover Education (2025) 4:82 (<https://doi.org/10.1007/s44217-025-00474-x>).

Conferences/Symposia/Forums/Summits/Workshops

Physical characterization & analysis and in-situ study of dielectric breakdown/recovery and SET/RESET mechanism and structural evolution in ultrathin conventional gate oxide, high-k and 2D materials using TEM and AFM/STM

1. W.H. Lin, **K.L. Pey**, Z. Dong, S.Y.M. Chooi, M.S. Zhou, T.C. Ang, C.H. Ang and W.S. Lau, "*Ultrathin Nitride/Oxide stack gate dielectric (14.9Å to 20.3 Å) for sub-0.13µm CMOS and beyond*", 2001 International Conference on Solid State Devices and Materials (SSDM), pp.160-161, 26-28 September 2001, Tokyo, Japan.
2. **Invited** M.K. Radhakrishnan, **K.L. Pey**, C.H. Tung, W.H. Lin and S.H. Ong, "*Physical analysis of reliability degradation in sub-micron devices*", IEEE International Electron Devices Meeting (IEDM), pp. 857-890, 2-5 December 2001, Washington, D.C., USA.
3. **K.L. Pey**, C. H. Tung, W. H. Lin and M. K. Radhakrishnan, "*Physical analysis of Ti-migration in 33 Å gate oxide breakdown*", 2002 IEEE International Reliability Physics Symposium (IRPS), pp. 210-215, 4-8 April 2002, Dallas Texas, USA.
4. **K.L. Pey**, C.H. Tung, M.K. Radhakrishnan, L.J. Tang and W.H. Lin, "*Dielectric breakdown induced epitaxy in ultrathin gate oxide – A reliability concern*," IEEE International Electron Devices Meeting (IEDM), pp. 163-166, 9-11 December 2002, San Francisco, California, USA.
5. **K.L. Pey**, C.H. Tung, M.K. Radhakrishnan, L.J. Tang and W.H. Lin, "*DIBE shape and hardness dependence on gate oxide breakdown location in MOSFET channel*", 2003 IEEE International Reliability Physics Symposium proceeding (IRPS), pp. 584-585, 30 March – 4 April 2003, Dallas, Texas, USA.
6. L.J. Tang, **K.L. Pey**, C.H. Tung, M.K. Radhakrishnan and W.H. Lin, "*Gate dielectric breakdown induced microstructural damages in MOSFETs*", IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA), pp. 134-140, 2003, 7 - 11 July 2003, Singapore.
7. **Invited** M.K. Radhakrishnan, **K.L. Pey**, C.H. Tung, L.J. Tang and W.H. Lin, "*Dielectric breakdown induced epitaxy (DBIE) – A new reliability degradation mechanism associated with ultrathin gate oxide breakdown*", International Conference on Materials for Advanced Technologies (ICMAT), 8-12 December 2003, Singapore.
8. **K.L. Pey**, R. Ranjan, C.H. Tung, L.J. Tang, W.H. Lin and M.K. Radhakrishnan, "*Gate dielectric degradation mechanism associated with DBIE*", 2004 IEEE International Reliability Physics Symposium (IRPS), pp. 117-121, 25-29 Apr 2004, Phoenix, USA.
9. R. Ranjan, **K.L. Pey**, L.J. Tang, C.H. Tung, G. Groeseneken, M.K. Radhakrishnan, B. Kaczer, R. Degraeve and S.D. Gendt, "*A new breakdown failure mechanism in HfO₂ gate dielectric*", 2004 IEEE International Reliability Physics Symposium (IRPS), pp. 347-352, 25-29 Apr 2004, Phoenix, USA.
10. F. Palumbo, S. Lombardo, **K.L. Pey**, L.J. Tang, C.H. Tung, W.H. Lin, M.K. Radhakrishnan and G. Falci, "*Structure of the breakdown spot during progressive breakdown of ultra-thin gate oxides*", 2004 IEEE International Reliability Physics Symposium (IRPS), pp. 583-584, 25-29 Apr 2004, Phoenix, USA.
11. **Invited** C.Y. Lu, C.H. Tung and **K.L. Pey**, "*Microstructure evolution and breakdown mechanism studies in MOSFET with ultra-thin gate dielectrics in nanometer technology era*", 206th ECS meeting, 3-8 October 2004, Honolulu, Hawaii, USA.

12. **Invited** S. Lombardo, F. Palumbo, J.H. Stathis, B.P. Linder, **K.L. Pey** and C.H. Tung, "[Breakdown transients in ultra-thin gate oxynitrides](#)", International Conference on IC Design and Technology (ICICDT), 17-20 May 2004, Austin, Texas, USA.
13. Y. Sun, **K.L. Pey**, C.H. Tung, S. Lombardo, F. Palumbo, L.J. Tang and M.K. Radhakrishnan, "[Geometry dependence of gate oxide breakdown evolution](#)", IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA), pp. 57-60, 5-8 July 2004, Hsinchu, Taiwan.
14. R. Ranjan, **K.L. Pey**, T. Selvarajoo, L.J. Tang, C.H. Tung and W.H. Lin, "[Dielectric-breakdown-induced epitaxy: A universal breakdown defect in ultrathin gate dielectrics](#)", IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA), pp. 53-56, 5-8 July 2004, Hsinchu, Taiwan.
15. **Invited K.L. Pey**, C.H. Tung, L.J. Tang, R. Ranjan, M.K. Radhakrishnan, W.H. Lin, S. Lombardo and F. Palumbo, "[Structural analysis of breakdown in ultrathin gate dielectrics using transmission electron microscopy](#)", IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA), pp. 11-16, 5-8 July 2004, Hsinchu, Taiwan.
16. F. Palumbo, G. Condorelli, S. Lombardo, **K.L. Pey**, C.H. Tung and L.J. Tang, "[Structure of the oxide damage under progressive breakdown](#)", WODIM 2004, 27-30 June 2004, Cork, Ireland.
17. R. Ranjan, **K.L. Pey**, C.H. Tung, L.J. Tang, G. Groeseneken, L.K. Bera and S.D. Gendt, "[A comprehensive model for breakdown mechanism in HfO₂ high- \$\kappa\$ gate stacks](#)", IEEE International Electron Devices Meeting (IEDM), pp. 725 - 728, 13-15 December 2004, San Francisco, USA.
18. **K.L. Pey**, V.L. Lo, C.H. Tung, W. Chandra, L.J. Tang, D.S. Ang, R. Ranjan, "[New insight into gate dielectric breakdown induced MOSFET degradation by novel percolation path resistance measurements](#)", 2011 IEEE International Electron Devices Meeting (IEDM), pp. 717 - 720, 13-15 December 2004, San Francisco, USA.
19. **Invited** M.K. Radhakrishnan, **K.L. Pey** and C.H. Tung, "[Device reliability and failure mechanisms related to gate dielectrics and interconnects](#)", 17th VLSI design Conference, 7-9 January 2004, Bombay, India.
20. **Invited K.L. Pey**, R. Ranjan, C.H. Tung, L.J. Tang, V.L. Lo, K.S. Lim, T. Selvarajoo and D.S. Ang, "[Breakdowns in high- \$\kappa\$ gate stacks of nano-scale CMOS devices](#)", 2005 Insulating Films on Semiconductors (INFOS), 22-24 June 2005, Leuven, Belgium.
21. V.L. Lo, **K.L. Pey**, C.H. Tung, D.S. Ang, L.J. Tang, "[Exponential dependence of percolation resistance on gate voltage and its impacts on progressive breakdown](#)", 2005 IEEE International Reliability Physics Symposium (IRPS), pp 602-603, 17-21 April 2005, San Jose, California, USA.
22. **Invited K.L. Pey**, D.S. Ang, C.H. Tung and L.K. Bera, "[Nanocharacterization of breakdowns in nanoscale high- \$\kappa\$ gate stacks](#)", 2nd Nanotech Symposium, 24 October 2005, NTU, Singapore.
23. W.T. Lim, V.L. Lo, **K.L. Pey**, D.S. Ang, C.H. Tung, "[Study of dielectric-breakdown-induced dopant redistribution based on MOSFET diode I-V measurement](#)", IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA), pp. 131-136, 27 Jun – 1 July 2005, Singapore.
24. **Invited K.L. Pey**, C.H. Tung and L.J. Tang, "[Characterization of microstructural and oxide damage of breakdown spot in MOSFETs using nanoanalytical techniques](#)", 208th Meeting of ECS, 16-21 October 2005, Los Angeles, California, USA.
25. **Invited K.L. Pey**, "[Study of breakdown induced nanostructural damage in gate stacks](#)", Pre-Insulating Films on Semiconductors (INFOS) 2005 – High- κ Gate Stack Workshop, 21 Jun 2005, Leuven, Belgium.
26. **Invited K.L. Pey**, "[Study of breakdowns in high- \$\kappa\$ gate stacks of nano-scale MOSFETs](#)", Workshop and IEEE EDS Mini-colloquium on Nanometer CMOS Technology (8th WIMNACT-Singapore), 2 July 2005, Singapore.

27. **Invited K.L. Pey**, C.H. Tung and L.J. Tang, "*Nanoanalytical characterization of the breakdown spots in ultrathin gate dielectrics*", 2005 International Electron Device and Solid-State Circuit Conference (EDSSC), 19-21 December 2005, Hong Kong, China.
28. G. Condorelli, Salvatore Antonino Lombardo, Felix Palumbo, **K.L. Pey** and CH Tung, "*Structure and conductance of the breakdown spot during the early stages of progressive breakdown*", 2005 International Conference on Integrated Circuit Design and Technology (ICICDT), 9-11 May 2005, Austin, Texas, USA.
29. **Invited K.L. Pey**, C.H. Tung, R. Ranjan, D.S. Ang, "*Study of breakdown in nanoscale high-k gate stack using transmission electron microscopy*," 11th Workshop on Gate Stack Technology and Physics, 3-5 February 2006, Mishima, Japan.
30. R. Ranjan, **K.L. Pey**, C.H. Tung, D.S. Ang, L.J. Tang, T. Kauerauf, R. Degraeve, G. Groeseneken, S.D. Gendt, and L.K. Bera, "*Failure Defects observed in post-breakdown high-k/metal gate stack MOSFET*", 2006 IEEE International Reliability Physics Symposium (IRPS), pp 590-594, 26-30 March 2006, San Jose, California, USA.
31. V.L. Lo, **K.L. Pey**, C.H. Tung and D.S. Ang, "*Effects of nanoscale Schottky barrier of conductor-like breakdown path on progressive breakdown in MOSFET*", 2006 IEEE International Reliability Physics Symposium (IRPS), pp 619-620, 26-30 March 2006, San Jose, California, USA.
32. R. Ranjan, **K.L. Pey**, C.H. Tung, D.S. Ang, L.J. Tang, T. Kauerauf, R. Degraeve, G. Groeseneken, S. D. Gendt, and L.K. Bera, "*Substrate injection induced ultrafast degradation in HfO₂/TaN/TiN gate stack MOSFET*", IEEE International Electron Device Meeting (IEDM), pp. 759-762, 11-13 December 2006, San Francisco, USA.
33. V.L. Lo, **K.L. Pey**, C.H. Tung and D.S. Ang, "*A critical gate voltage triggering irreversible gate dielectric degradation*", 2007 IEEE International Reliability Physics Symposium (IRPS), pp. 576-577, 15-19 April 2007, Phoenix, Arizona, USA.
34. **K.L. Pey**, T. Selvarajoo, C.H. Tung, D.S. Ang and V.L. Lo, "*Significance of breakdown location on post-breakdown transient and MOSFET degradation*", 2007 IEEE International Reliability Physics Symposium (IRPS), 15-19 April 2007, Phoenix, Arizona, USA.
35. **Invited K.L. Pey**, V.L. Lo, C.H. Tung, W.T. Lim, and D.S. Ang, "*Influence of oxide breakdown percolation resistance on MOSFETs*", 211th Meeting of the Electrochemical Society 2007, 6-10 May 2007, Chicago, USA. Also, Silicon Nitride, Silicon Dioxide and Emerging Dielectrics 9, pp. 431-447.
36. E. Miranda, **K.L. Pey**, R. Ranjan, and C.H. Tung, "*Analysis of the post-breakdown current in HfO₂/TaN/TiN gate stack MOSFETs for low applied biases*", 2007 Insulating Films on Semiconductors (INFOS), 20-23 June 2007, Glyfada Athens, Greece.
37. E. Miranda, **K.L. Pey**, R. Ranjan, and C.H. Tung, "*Analytic model for the post-breakdown current in HfO₂/TaN/TiN gate stacks*", IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA), pp. 292-195, 11-13 July 2007, Bangalore, India.
38. Y.C. Ong, S.J. O'Shea, D.S. Ang, **K.L. Pey**, T. Kawanago, K. Kakushima, H. Iwai, "*Scanning tunneling microscopy on bi-layer gate dielectric stack of Sc₂O₃/La₂O₃/SiO_x*", International Conference on Nanoscience and Technology (ICNT 2007), 2-6 July 2007, Stockholm, Sweden.
39. Y.C. Ong, D.S. Ang, S.J. O'Shea, **K.L. Pey**, T. Kawanago, K. Kakushima, H. Iwai, "*Characterization of the Sc₂O₃/La₂O₃ High-k Gate Stack by STM*", 2007 International Conference on Solid State Devices and Materials (SSDM), 18-21 September 2007, Tsukuba, Ibaraki, Japan.
40. V.L. Lo, S. Ashwin, **K.L. Pey**, C.H. Tung, "*Comparison of digital- and analog-like progressive breakdown in nMOSFETs and pMOSFETs with ultrathin gate oxide*", IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA), pp. 189-192, 11-13 July 2007, Bangalore, India.

41. V.L. Lo, **K.L. Pey**, C.H. Tung and X. Li, "*Multiple digital breakdowns and its consequence on ultrathin gate dielectrics reliability prediction*", IEEE International Electron Devices Meeting (IEDM), pp. 497-500, 10-12 December 2007, Washington, DC, USA.
42. Li Xiang, Chih Hang Tung, **K.L. Pey** and VL Lo, "*The chemistry and nature of breakdown path in ultrathin dielectrics*" (Poster), UK-Singapore Partners in Science Symposium, 12 September 2008, A*STAR Biopolis, Singapore.
43. **Invited K.L. Pey**, C.H. Tung, V.L. Lo, X. Li, "*Nature of breakdown in ultrathin gate dielectrics*", 2008 International Conference on Solid State and Integrated Circuit Technology (ICSICT 2008), 20-23 October 2008, Beijing, China.
44. X. Li, C.H. Tung, **K.L. Pey** and V.L. Lo, "*The chemistry of gate dielectric breakdown*", IEEE International Electron Devices Meeting (IEDM), pp. 779-782, 15-17 December 2008, San Francisco, California, USA.
45. Y.C. Ong, D.S. Ang, S.J. O'Shea, **K.L. Pey**, C.H. Tung, T. Kawanago, K. Kakushima, H. Iwai, "*Trap generation in $\text{Sc}_2\text{O}_3/\text{La}_2\text{O}_3$ high-k gate stack by nanoscale electrical stress*", 2008 International Conference on Solid State Devices and Materials (SSDM), pp. 252-253, 24-26 September 2008, Tsukuba, Ibaraki, Japan.
46. Y.C. Ong, D.S. Ang, S.J. O'Shea, **K.L. Pey**, T. Kawanago, S. J. Wang, K. Kakushima, H. Iwai, "*Thermal stability of high-k dielectrics – A nano-characterization perspective*", 2008 International Conference on Solid State Devices and Materials (SSDM), pp. 336-337, 24-26 September 2008, Tsukuba, Ibaraki, Japan.
47. X. Li, G. Zhang, C.H. Tung and **K.L. Pey**, "*Probing the electronic structures of defective oxides – An EELS approach*", 2009 IEEE International Reliability Physics Symposium (IRPS), pp. 692-695, 26-30 April 2009, Montreal, Quebec, Canada.
48. V.L. Lo, **K.L. Pey**, R. Ranjan, C.H. Tung, J.R. Shih and K. Wu, "*Critical gate voltage and digital breakdown: Extending post-breakdown reliability margin in ultrathin gate dielectric with thickness < 1.6 nm*", 2009 IEEE International Reliability Physics Symposium (IRPS), pp. 696-699, 26-30 April 2009, Montreal, Quebec, Canada.
49. Y. C. Ong, D.S. Ang, S.J. O'Shea, **K.L. Pey**, K. Kakushima, T. Kawanago, H. Iwai, C. H. Tung, "*Real-time observation of trap generation by scanning tunneling microscopy and the correlation to high-k gate stack breakdown*", 2009 IEEE International Reliability Physics Symposium (IRPS), pp. 704-707, 26-30 April 2009, Montreal, Quebec, Canada.
50. X. Li, C.H. Tung and **K.L. Pey**, "*Can a MOSFET survive from multiple breakdowns?*", IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA), pp. 153-157, 5-9 July 2009, Suzhou, China.
51. **Invited K.L. Pey**, X. Li, R. Ranjan, V.L. Lo, "*The chemistry of nanosize defective breakdown path in ultrathin SiON and high-k gate dielectric materials*", Physics, Chemistry and Application of Nanostructures - Proceedings of the International Conference on Nanomeeting 2009, 26 – 29 May 2009, Minsk, Belarus.
52. **Invited X. Li, K.L. Pey**, V.L. Lo and R. Ranjan, "*Impact of gate dielectric breakdown induced microstructural defects on transistor reliability*", Semiconductor Technology for Ultra Large-Scale Integrated Circuits and Thin Film Transistors", pp.11-25, 5-9 July 2009, Xian, China.
53. **Invited K.L. Pey**, "*The chemistry of nanosize breakdown path in ultrathin SiON and high-k gate dielectrics of nanoelectronic devices*", IEEE EDS Mini-Colloquium on Nano-Scale Devices and Circuits, 9-10 April 2009, Seoul National University, Seoul, Korea.
54. **Invited K.L. Pey**, "*Physical analysis of dielectric breakdown in ultrathin dielectric materials*", IEEE EDS Mini-Colloquium on Nano-Scale Devices and Circuits, 10-11 July 2009, Guangzhou, China.

55. K.S. Yew, Y.C. Ong, D.S. Ang, **K.L. Pey**, G. Bersuker, P.S. Lysaght and D. Heh, "*Nanoscale characterization of $\text{HfO}_2/\text{SiO}_x$ gate stack degradation by scanning tunneling microscopy*", International Conference on Solid State Devices and Materials (SSDM), 6-9 October 2009, Miyagi, Japan.
56. W.H. Liu, **K.L. Pey**, X. Li, M. Bosman, "*Observation of switching behaviors in post-breakdown conduction in NiSi -gated stacks*", IEEE International Electron Device Meeting (IEDM), 2009, 7-9 December 2009, Baltimore, Maryland, USA.
57. N. Raghavan, X. Wu, X. Li, W.H. Liu, V.L. Lo and **K.L. Pey**, "*Post breakdown reliability enhancement of ULSI circuits with novel gate dielectric stacks*", 2009 IEEE International Symposium on Integrated Circuits (ISIC), pp. 505-513, 14-16 December 2009, Singapore.
58. Zheng Fang, HongYu Yu, Xiang Li, **Kin-Leong Pey**, Wenjun Liu, "*High Performance HfO_x -Based Resistive RAM Devices and Its Temperature Dependent Switching*", 2009 IEEE International Symposium on Integrated Circuits (ISIC), pp. 144-146, 14-16 December 2009, Singapore.
59. Z. Z. Lwin, **K.L. Pey**, Y.N. Chen, P.K. Singh, and S. Mahapatra, "*Charging and discharging characteristics of metal nanocrystals in degraded dielectric stacks*", 2010 IEEE International Reliability Physics Symposium (IRPS), pp. 89-93, 2-6 May 2010, Anaheim, California, USA.
60. K.S. Yew, D.S. Ang, **K.L. Pey**, G. Bersuker, P.S. Lysaght and D. Heh, "*Enhanced Electrical Uniformity and Breakdown of Multi-Step Deposited and Annealed HfSiO - Insight by Scanning Tunneling Microscopy*", International Conference on Solid State Devices and Materials (SSDM), pp. 673-674, 22-24 September 2010, Tokyo, Japan.
61. Y. N. Chen, **K. L. Pey**, K. E. J. Goh, Z. Z. Lwin, P. K. Singh, S. Mahapatra, Q. X. Wang, and J. Zhu, "*Post-breakdown recoverable metal nanocrystal-based $\text{Al}_2\text{O}_3/\text{SiO}_2$ gate stack for non-volatile memory*", International Conference on Solid State Devices and Materials (SSDM), pp. 762-763, 22-24 September 2010, Tokyo, Japan.
62. N. Raghavan, **K.L. Pey**, W.H. Liu and X. Li, "*New statistical model to decode the reliability and Weibull slope of high-k and interfacial layer in a dual layer dielectric stack*", 2010 IEEE International Reliability Physics Symposium (IRPS), pp. 778-786, 2-6 May 2010, Anaheim, California, USA.
63. **Invited K.L. Pey**, X. Wu, W.H. Liu, X. Li, N. Raghavan, K. Shubhakar and M. Bosman, "*An overview of physical analysis of nanosize conductive path in ultra-thin SiON and high-k gate dielectrics in nanoelectronic devices*", 2010 17th IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA), pp. 253-264, 5-9 July 2010, Singapore.
64. **Invited K.L. Pey**, "*New Insight of Resistive Switching in MIS Nano-scale Devices*", 24th Workshop and IEEE EDS Mini-colloquium (MQ) on Nanometer CMOS Technology (WIMNACT), 26 July 2010, Singapore, and the 25th WIMNACT, 28 July – 2 August 2010, Perth, Canberra, and Melbourne, Australia.
65. K. Shubhakar, **K.L. Pey**, S.S. Kushvaha, S.J. O'Shea, M. Bosman, M. Kouda, K. Kakushima and H. Iwai, "*Localized degradation and breakdown study of cerium-oxide high-k gate dielectric material using scanning tunneling microscopy*", 2010 17th IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA), 5-9 July 2010, Singapore.
66. **Invited K.L. Pey**, N. Raghavan, X. Li, W.H. Liu, K. Shubhakar, X. Wu and M. Bosman, "*New insight into TDDB and post breakdown reliability of novel high-k gate dielectric stacks*", 2010 IEEE International Reliability Physics Symposium (IRPS), Anaheim, California, pp. 354-363, 2010, 2-6 May 2010, Anaheim, California, USA.
67. Z. Fang, H.Y. Yu, W.J. Liu, **K.L. Pey**, X. Li, L. Wu, Z.R. Wang, P.G.Q. Lo, B. Gao and J.F. Kang, "*Bias temperature instability of binary oxide-based ReRAM*", 2010 IEEE International Reliability Physics Symposium (IRPS), pp. 964-965, 2-6 May 2010, Anaheim, California, USA.

68. B.S. Ong, **K.L. Pey**, C.Y. Ong, C.S. Tan, C.L. Gan, H. Cai, D.A. Antoniadis and E.A. Fitzgerald, "[Effect of Fluorine Incorporation on \$\text{WSi}_x/\text{Al}_2\text{O}_3/\text{GaAs}\$ Gate Stack](#)", International Conference on Solid State Devices and Materials (SSDM), pp. 854-855, 22-24 September 2010, Tokyo, Japan.
69. Gennadi Bersuker, Dawei Heh, Chadwin D. Young, L. Morassi, Andrea Padovani, L. Larcher, K.S. Yew, Y. C. Ong, Diing Shenp Ang, **Kin Leong Pey**, Will Taylor, "[Mechanism of high-k dielectric-induced breakdown of the interfacial \$\text{SiO}_2\$ layer](#)", 2010 IEEE International Reliability Physics Symposium (IRPS), pp. 373-378, 2-6 May 2010, Anaheim, California, USA.
70. L. Wu, H. Y. Yu, X. Li, **K. L. Pey**, K. Y. Hsu, H. J. Tao, Y. S. Chiu, C. T. Lin, J. H. Xu and H. J. Wan, "[Investigation of ALD or PVD \(Ti-rich vs. N-rich\) \$\text{TiN}\$ metal gate thermal stability on \$\text{HfO}_2\$ high-K](#)", 2010 International Symposium on VLSI Technology, Systems, and Applications, 26-28 April 2010, Hsinchu, Taiwan.
71. **Invited K.L. Pey**, N. Raghavan, X. Wu, W.H. Liu, X. Li, M. Bosman, K. Shubhakar, Z.Z. Lwin, Y.N. Chen, H. Qin and T. Kauerauf, "[Physical analysis of breakdown in high-k / metal gate stacks using TEM/EELS and STM for reliability enhancement](#)", 17th International Symposium on Insulating Films on Semiconductors (INFOS), 21-24 June 2011, Grenoble, France.
72. A.L. Danilyuk, D.B. Migas, M.A. Danilyuk, V.E. Borisenko, X. Wu, N. Raghavan and **K.L. Pey**, "[Thermal formation of switching resistivity nanowires in hafnium dioxide](#)", Proceedings of the International Conference on Nanomeeting, pp. 39-42, 24-27 May 2011, Minsk, Belarus.
73. W.H. Liu, **K.L. Pey**, N. Raghavan, X. Wu and M. Bosman, "[Random telegraph noise reduction in metal gate high-k stacks by bipolar switching and the performance boosting technique](#)", 2011 IEEE International Reliability Physics Symposium (IRPS), pp.182-189, 10 - 14 April 2011, Monterey, California, USA.
74. K. Shubhakar, **K.L. Pey**, S.S. Kushvaha, S.J. O'Shea, M. Bosman, N. Raghavan, M. Kouda, K. Kakushima, Z.R. Wang, H.Y. Yu and H. Iwai, "[Nanoscale electrical and physical study of polycrystalline high-k gate dielectric stacks and proposed reliability enhancement techniques](#)", 2011 IEEE International Reliability Physics Symposium (IRPS), Monterey, CA, pp.786-791, 10 - 14 April 2011, Monterey, California, USA.
75. Y.N. Chen, **K.L. Pey**, K.E.J. Goh, Z.Z. Lwin, P.K. Singh and S. Mahapatra, "[Study of the charge leakage of dual layer Pt metal nanocrystal-based high-k/ \$\text{SiO}_2\$ flash memory cell - a relaxation current point of view](#)", IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA), 4-7 July 2011, Incheon, South Korea.
76. X.A. Tran, B. Gao, J.F. Kang, X. Wu, L. Wu, Z. Fang, Z.R. Wang, Z. Fang, **K.L. Pey**, Y.C. Yeo, A. Y. Du, B.Y. Nguyen, M.F. Li and H.Y. Yu, "[High performance unipolar \$\text{AlO}_x/\text{HfO}_x/\text{Ni}\$ based RRAM compatible with Si diodes for 3D application](#)", 2011 Symposium on VLSI Technology, 13-16 June 2011, Kyoto, Japan.
77. X.A. Tran, B. Gao, J.F. Kang, X. Wu, L. Wu, Z. Fang, Z.R. Wang, **K.L. Pey**, Y.C. Yeo, A. Y. Du, M. Liu, B.Y. Nguyen, M.F. Li and H.Y. Yu, "[Self-rectifying and forming-free unipolar \$\text{HfO}_x\$ based-high performance RRAM built by fab-available materials](#)", 2011 IEEE International Electron Devices Meeting (IEDM), 5-7 December 2011, Washington, DC, USA.
78. **Invited K.L. Pey**, "[Design for reliability of gate stack systems for nanoscale transistor](#)", 6th International Conference on Materials for Advanced Technologies (ICMAT) (Poster), 26 June - 1 July 2011, Singapore.
79. K. Shubhakar, **K.L. Pey**, M. Bosman, R. Thamankar, S.S. Kushvaha, Y. C. Loke, Z. R. Wang, X. Wu, N. Raghavan and S.J. O'Shea, "[Nanoscale physical analysis of localized breakdown events in \$\text{HfO}_2/\text{SiO}_x\$ dielectric stack: A correlation study of STM induced BD with C-AFM and TEM](#)", IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA), 2 - 6 July 2012, Singapore.
80. K. Shubhakar, **K.L. Pey**, N. Raghavan, S.S. Kushvaha, R. Thamankar, M. Bosman, Z.R. Wang, S. J. O'Shea, "[Nanoscale analysis of trap induced degradation and breakdown at grain boundary sites of polycrystalline](#)

HfO₂ dielectric film", 2012 IEEE International Reliability Physics Symposium (IRPS), 15-19 April 2012, Anaheim, California, USA.

81. **K.L. Pey**, N. Raghavan, X. Wu, W.H. Liu and M. Bosman, "*Statistical and thermodynamic perspective to reliability of filamentary mode switching in nickel electrode RRAM*", 3rd International Workshop on Simulation and Modelling of Memory devices (IWSMM), 4-5 October 2012, Micron, Via C. Olivetti 2, Agrate Brianza, Milan, Italy.
82. **Invited K.L. Pey**, N. Raghavan, X. Wu, W. Liu and M. Bosman, "*Dielectric breakdown – Recovery in logic and resistive switching in memory – Bridging the gap between the two phenomena*", 2012 IEEE 11th International Conference on Solid-State and Integrated Circuit Technology (ICSICT), 29 October – 1 November 2012, Xi'an, China.
83. N. Raghavan, **K.L. Pey**, K. Shubhakar, X. Wu, W.H. Liu and M. Bosman, "*Role of grain boundary percolative defects and localized trap generation on the reliability statistics of high-k gate dielectric stacks*", 2012 IEEE International Reliability Physics Symposium (IRPS), p. 6A.1.1-6A.1.11, 15-19 April 2012, Anaheim, California, USA.
84. N. Raghavan, **K.L. Pey**, K. Shubhakar and Daniel D. Frey, "*Monte Carlo evidence for need of improved percolation model design to describe non-Weibullian physics of failure in high permittivity dielectrics*", 2013 IEEE Annual Reliability and Maintainability Symposium (RAMS 2013), 28 – 31 January 2013, Orlando, Florida, USA.
85. N. Raghavan, **K.L. Pey** and Daniel D. Frey, "*Noise-based prognostic design for real-time degradation analysis and early prediction of ultra-thin dielectric breakdown*", Reliability and Maintainability Symposium Annual (RAMS 2013), 28 – 31 January 2013, Orlando, Florida, USA.
86. **Invited K.L. Pey**, N. Raghavan, W. H. Liu, X. Wu, K. Shubhakar and M. Bosman, "*Real-Time analysis of ultra-thin gate dielectric breakdown and recovery – A reality*", 20th IEEE Physical and Failure Analysis of Integrated Circuits (IPFA), 15 – 19 July 2013, Suzhou, China.
87. **Invited Tutorial K.L. Pey**, "*Dielectric breakdown in High-k/Metal Stacks: Nanoscopic techniques for studying breakdown induced morphological changes and defects*", 20th IEEE Physical and Failure Analysis of Integrated Circuits (IPFA), 15 – 19 July 2013, Suzhou, China.
88. **Invited Tutorial K.L. Pey**, "*Techniques and approaches for morphological investigation on dielectric breakdown in High-k/Metal stacks*", 24th European Symposium Reliability of Electron devices, Failure physics and analysis 30 September - 4 October 2013, Arcachon, France.
89. **Invited K.L. Pey**, "*Employing Nickel/Oxide/Si for resistive switching based for non-volatile digital storage applications - Fundamental physical evidence and technology implications*", 7th International Conference on Materials for Advanced Technologies (ICMAT), 30 June - 05 July 2013, Singapore.
90. **Invited K.L. Pey**, "*Design for reliability for advanced nanoelectronics gate stack*", 7th International Conference on Materials for Advanced Technologies (ICMAT), 30 June - 05 July 2013, Singapore.
91. N. Raghavan, A. Padovani, X. Wu, K. Shubhakar, M. Bosman, L. Larcher and **K.L. Pey**, "*The “buffering” role of high-k in post breakdown degradation immunity of advanced dual layer dielectric gate stacks*", 2013 IEEE International Reliability Physics Symposium (IRPS), 14-18 April 2013, Monterey, California, USA.
92. **Invited K.L. Pey**, K. Shubhakar, N. Raghavan, X. Wu, and M. Bosman, "*Impact of local variations in high-k dielectric on breakdown and recovery characteristics of advanced gate stacks*", IEEE International Conference on Electron Devices and Solid-State Circuits (EDSSC 2013), 3-5 June 2013, Hong Kong, China.

93. **Invited K.L. Pey**, "[Are breakdown and recovery in ultrathin gate dielectrics similar to resistive switching?](#)", IEEE EDS Mini-Colloquium on Advanced Technology of Micro & Nanoelectronics, 22 July 2013, Peking University, Beijing, China.
94. N. Raghavan, **K.L. Pey**, D.D. Frey and M. Bosman, "[Stochastic failure model for endurance degradation in vacancy modulated HfO_x RRAM using the percolation cell framework](#)", 2014 IEEE International Reliability Physics Symposium (IRPS), MY.9.1-MY.9.7, 1-5 May 2014, Hawaii, USA.
95. N. Raghavan, **K.L. Pey**, D.D. Frey and M. Bosman, "[Impact of ionic drift and vacancy defect passivation on TDDB statistics and lifetime enhancement of metal gate high-k stacks](#)", 2014 IEEE International Reliability Physics Symposium (IRPS), 5B.4.1-5B.4.7, 1-5 May 2014, Hawaii, USA.
96. **Invited K.L. Pey**, N. Raghavan, X. Wu, M. Bosman, Xi-Xiang Zhang and K. Li, "[Spatial correlation of conductive filaments for multiple switching cycles in CBRAM](#)", 2014 IEEE International Conference on Electron Devices and Solid-State Circuits (EDSSC), 18-20 June 2014, Chengdu, China.
97. **Invited K.L. Pey**, N. Raghavan, X. Wu, M. Bosman, "[Filamentary switching with semiconducting bottom electrode – physical insight and advantages](#)", IEEE International Electron Devices and Materials Symposium (IEDMS 2014), 20-21 November 2014, Hualien, Taiwan.
98. **Invited K.L. Pey**, "[Physical analysis of switching filament in nanodevices](#)", The 3rd International Symposium on Next-Generation Electronics (ISNE 2014), 7-10 May 2014, Taoyuan, Taiwan.
99. **Invited** N. Raghavan, W.H. Liu, R. Thamankar, M. Bosman and **K.L. Pey**, "[Understanding defect kinetics in ultra-thin dielectric logic and memory devices using random telegraph noise analysis](#)", 22nd International IEEE Symposium Physical and Failure Analysis of Integrated Circuits (IPFA), pp. 149-153, 29 June – 2 July 2015, Hsinchu, Taiwan.
100. A. Ranjan, K. Shubhakar, N. Raghavan, R. Thamankar, M. Bosman, S.J. O'Shea, and **K.L. Pey**. "[Localized random telegraphic noise study in HfO₂ dielectric stacks using scanning tunneling microscopy – Analysis of process and stress-induced traps](#)", 22nd International IEEE Symposium Physical and Failure Analysis of Integrated Circuits (IPFA), pp. 458-462, 29 June – 2 July 2015, Hsinchu, Taiwan.
101. N. Raghavan, M. Bosman, and **K.L. Pey**, "[Spectroscopy of SILC trap locations and spatial correlation study of percolation path in the high-k and interfacial layer](#)", 2015 IEEE International Reliability Physics Symposium (IRPS), pp. 5A-2, 9-23 April 2014, Monterey, California, USA.
102. N. Raghavan, D.D. Frey, M. Bosman, and **K.L. Pey**, "[Monte Carlo model of reset stochasticity and failure rate estimation of read disturb mechanism in HfO_x RRAM](#)", 2015 IEEE International Reliability Physics Symposium (IRPS), pp. 5B-2, 9-23 April 2014, Monterey, California, USA.
103. S. Mei, M. Bosman, X. Wu, R. Nagarajan and **K.L. Pey**, "[NiSi_x substrate defect size dependence on compliance current in Ni/dielectric/Si RRAM devices](#)", International Conference on Materials for Advanced Technologies (ICMAT), 28 June – 3 July 2015, Singapore.
104. N. Raghavan, D.D. Frey, M. Bosman and **K.L. Pey**, "[Statistics of retention failure in the low resistance state for hafnium oxide RRAM using a kinetic Monte Carlo approach](#)", 26th European Symposium on Reliability of Electron Devices, Failure Physics and Analysis, 5-9 October 2015, Toulouse, France.
105. N. Raghavan, D.D. Frey and **K.L. Pey**, "[Probabilistic insight to possibility of new metal filament nucleation during repeated cycling of conducting bridge memory](#)", 26th European Symposium on Reliability of Electron Devices, Failure Physics and Analysis, 5-9 October 2015, Toulouse, France.
106. K. Shubhakar, M. Bosman, O.A. Neucheva, Y.C. Loke, N. Raghavan, R. Thamankar, A. Ranjan, S.J. O'Shea and **K.L. Pey**, "[An SEM/STM based nanoprobe and TEM study of breakdown locations in HfO₂ dielectric stacks for](#)

failure analysis”, 26th European Symposium on Reliability of Electron Devices, Failure Physics and Analysis, 5-9 October 2015, Toulouse, France.

107. **Invited Tutorial K.L. Pey**, “*Nanoscope techniques for studying dielectric breakdown and switching induced morphological changes and defects*”, IEEE IEEE International Integrated Reliability Workshop (IIRW), 11-15 October 2015, Fallen Leaf Lake, California, USA.
108. **Invited K.L. Pey**, S. Mei, N. Raghavan and M. Bosman, “*Fundamental mechanisms responsible for resistive switching in Ni/HfO₂/Si stack*”, IEEE TENCN 2015, 1- 4 November 2015, Macau SAR, China.
109. L. Q. Luo, D. X. Wang, F. Zhang, J.B. Tan, Y.T. Chow, Y.J. Kong, J.Y. Huang, Y.M. Liu, M. Oh, H. Balan, P. Khoo, C.Q. Chen, B.H. Liu, D. Shum, K. Shubhakar and **K.L. Pey**, “*SRAM V_{min} yield challenge in 40nm embedded NVM process*”, 22nd IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA), pp 115-117, 29 June – 2 July 2015, Hsinchu, Taiwan.
110. **Invited K.L. Pey**, S. Mei, X. Wu, N. Raghavan, M. Bosman, X. Zhang, K. Li, “*Correlation of nanofilamentation formation in oxide-based dielectrics with resistive switching using TEM*”, BIT's 4th Annual World Congress of Advanced Materials-2015 (WCAM-2015), 27-29 May 2015, Chongqing, China.
111. **Invited K.L. Pey**, A. Ranjan, R. Thamankar, K. Shubhakar, N. Raghavan and S.J. O'Shea, “*Observation of resistive switching by physical analysis techniques*”, 5th International Symposium on Next-Generation Electronics (ISNE), 4-6 May 2016, Hsinchu, Taiwan.
112. **Invited K.L. Pey**, “*An overview of physical analysis of using in-situ TEM and STM/AFM-based techniques for switching study in RRAM*”, 6th Annual World Congress of Nano Science and Technology-2016 (Nano S&T-2016), 26-28 October 2016, Singapore.
113. **Invited K.L. Pey**, M. Bosman, N. Raghavan, S. Mei, X. Wu, X. Zhang and K. Li, “*Real time observation of switching mechanisms in MIS devices by TEM/EELS*”, 2016 Energy Material Nanotechnology (EMN), 20-25 April 2016, Beijing, China.
114. **Invited K.L. Pey**, A. Ranjan, N. Raghavan, K. Shubhakar and S.J. O'Shea, “*Analysis of ultralow power resistive switching events in HfO₂ RRAM using conductive atomic force microscopy*”, International Electron Devices and Materials Symposium (IEDMS), 24-25 November 2016, Taipei, Taiwan.
115. **Invited Keynote K.L. Pey**, “*Design for reliability for advanced nanoelectronic gate stack*”, IEEE 23rd The International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA), 18-21 July 2016, Singapore.
116. **Invited K.L. Pey**, R. Thamankar, S. Mei, M. Bosman, N. Raghavan and K. Shubhakar, “*Understanding the switching mechanism in RRAM using in-situ TEM*”, IEEE Silicon Nanoelectronics Workshop (SNW), 36-37, 12-13 Jun 2016, Hawaii, USA.
117. S. Mei, N. Raghavan, M. Bosman, D. Linten, G. Groeseneken, N. Horiguchi and **K.L. Pey**, “*New understanding of dielectric breakdown in advanced FinFET devices – Physical, electrical, statistical and multi-physics study*”, IEEE International Electron Device Meeting (IEDM), pp. 1-4, 3-7 December 2016, San Francisco, California, USA.
118. **Invited K.L. Pey**, A. Ranjan, R. Thamankar, K. Shubhakar, N. Raghavan and S.J. O'Shea, “*Random telegraph noise study in HfO₂ dielectric stacks using STM/CAFM: Analysis of local defects, degradation and breakdown*”, IEEE International Nanoelectronics Conference (INEC), 9-11 May 2016, Chengdu, China.
119. **Invited K.L. Pey**, “*Understanding the switching mechanism in RRAM using in-situ TEM*”, Zeiss Symposium on Semiconductor Technology Imaging & Analysis: Challenges and Opportunities, 22 July 2016, Advanced Remanufacturing and Technology Centre (ARTC), Singapore.

120. A. Ranjan, N. Raghavan, K. Shubhakar, R. Thamankar, J. Molina, S.J. O'Shea, M. Bosman and **K.L. Pey**, "*CAFM based spectroscopy of stress-induced defects in HfO₂ with experimental evidence of the clustering model and metastable vacancy defect state*", 2016 IEEE International Reliability Physics Symposium (IRPS), pp. 7A-4-1, 17-21 April 2016, Pasadena, California, USA.
121. S. Mei, N. Raghavan, K. Shubhakar, M. Bosman and **K.L. Pey**, "*Multiphysics based 3D percolation framework model for multi-stage degradation and breakdown in high-k – interfacial layer stacks*", 2016 IEEE International Reliability Physics Symposium (IRPS), pp. 7A-2, 17-21 April 2016, Pasadena, California, USA.
122. R. Ranjan, N. Raghavan, J. Molina, S.J. O'Shea, K. Shubhakar and **K.L. Pey**, "*Analysis of quantum conductance, read disturb and switching statistics in HfO₂ RRAM using conductive AFM*", 27th European Symposium on Reliability of Electron Devices, Failure Physics and Analysis, 19-22 September 2016, Halle, Germany.
123. K. Shubhakar, S. Mei, M. Bosman, N. Raghavan, A. Ranjan, S.J. O'Shea and **K. L. Pey**, "*Conductive filament formation at grain boundary locations in polycrystalline HfO₂ based MIM stacks- Computational and physical insight*", 27th European Symposium on Reliability of Electron Devices, Failure Physics and Analysis, 19-22 September 2016, Halle, Germany.
124. L.Q. Luo, Z.Q. Teo, Y.J. Kong, F.X. Deng, J.Q. Liu, F. Zhang, X.S. Cai, K.M. Tan, K.Y. Lim, P. Khoo, S.M. Jung, S.Y. Siah, D. Shum, C.M. Wang, J.C. Xing, G.Y. Liu, Y. Diao, G.M. Lin, L. Tee, S.M. Lemke, P. Ghazavi, X. Liu, N. Do, **K.L. Pey**, K. Shubhakar, "*Functionality demonstration of a high-density 2.5V self-aligned split-gate NVM cell embedded into 40nm CMOS logic process for automotive microcontrollers*", 8th International Memory Workshop (IMW), pp 1-4, 15-18 May 2016, Paris, France.
125. N. Raghavan and **K.L. Pey**, "*Percolation framework and Monte Carlo techniques for improved probabilistic design of variability in products and systems*", 6th International Conference on Research into Design (ICoRD'17), 9-11 January 2017, Guwahati, India.
126. A. Ranjan, N. Raghavan, B. Liu, S.J. O'Shea, K. Shubhakar, C.S. Lai and **K.L. Pey**, "*Nanoscale investigations of soft breakdown events in few layered fluorinated graphene*", 2017 IEEE International Reliability Physics Symposium (IRPS), 2-6 April 2017, Monterey, California, USA.
127. S. Mei, N. Raghavan, M. Bosman and **K.L. Pey**, "*Statistical basis and physical evidence for clustering model in FinFET degradation*", 2017 IEEE International Reliability Physics Symposium (IRPS), 2-6 April 2017, Monterey, California, USA.
128. J.H. Lim, N. Raghavan, S. Mei, K. H. Lee, S.M. Noh, J.H. Kwon, E. Quek and **K.L. Pey**, "*Asymmetric dielectric breakdown behaviour in MgO based magnetic tunnel junctions*", Insulating Films on Semiconductors (INFOS), 2017, 27-30 June 2017, Potsdam, Germany.
129. **Invited K.L. Pey**, A. Ranjan, S. Mei, N. Raghavan, K. Shubhakar, M. Bosman and S.J.O' Shea, "*Recent key developments in nanoscale reliability and failure analysis techniques for advanced nanoelectronics devices*", Semiconductor Technology for Ultra-Large Scale Integrated Circuits and Thin Film Transistors VI (ULSIC vs TFT 6), 21-25 May 2017, Schloss Hernstein, Austria.
130. **Invited Keynote K. L. Pey**, S. Mei, A. Ranjan, N. Raghavan, K. Shubhakar, R Thamankar, M. Bosman, and S.J. O'Shea, "*Advanced physical characterization techniques in FinFET and RRAM study*", 18th International Union Materials Research Societies, International Conference in Asia (IUMRS-ICA 2017), 5-9 November 2017, Taipei, Taiwan.
131. X. Feng, N. Raghavan, S. Mei, L. Du, **K.L. Pey** and H. Wong, "*Role of metal nanocrystals on the breakdown statistics of flash memory high-k stacks*", 20th Insulating Films on Semiconductors (INFOS) conference, 26–30 June 2017, Potsdam, Germany.

132. Y. Shi, C. Pan, V. Chen, N. Raghavan, **K.L. Pey**, F.M. Puglisi, E. Pop, H.S.P. Wong and M. Lanza, “*Coexistence of volatile and non-volatile resistive switching in 2D h-BN based electronic synapses*”, 2017 IEEE International Electron Devices Meeting (IEDM), 2-6 December 2017, San Francisco, California, USA.
133. **Invited K.L. Pey**, A. Ranjan, K. Shubhakar, and N. Raghavan, “*Nanoscale analysis of defects, degradation, and breakdown in HfO₂ dielectrics*”, 13th IEEE International Conference on Electron Devices and Solid-State Circuits, 18-20 June 2017, Hsinchu, Taiwan.
134. **Invited K.L. Pey**, A. Ranjan, S. Mei, N. Raghavan, K. Shubhakar, M. Bosman and S.J. O’Shea, “*Latest Development of Study of Switching Mechanisms in RRAM Using STM/AFM and In-Situ TEM Analysis*”, China RRAM International Workshop, 12-13 June 2017, Suzhou, China.
135. Danny Shum, Lai Q. Luo, Y.J. Kong, F.X. Deng, X. Qu, Z.Q. Teo, J. Q. Liu, F. Zhang, X.S. Cai, K.M. Tan, K.Y. Lim, P. Khoo, P.Y. Yeo, B.Y. Nguyen, S.M. Jung, S.Y. Siah, **K.L. Pey**, K. Shubhakar, C.M. Wang, J.C. Xing, G.Y. Liu, Y. Diao, G.M. Lin, F. Luo, L. Tee, V. Markov, S.M. Lemke, P. Ghazavi, Nhan Do, Vipin Tiwari, Xian Liu, “*40nm Embedded Self-Aligned Split-Gate Flash Technology for High-Density Automotive Microcontrollers*”, 2017 IEEE International Memory Workshop (IMW) 14-17 May 2017, Monterey, California, USA.
136. J.H. Lim, N. Raghavan, S. Mei, V. Naik, J.H. Kwon, K.H. Lee and **K.L. Pey**, “*Area and pulse width dependence of bipolar TDD in MgO STTRAM*”, 2018 IEEE International Reliability Physics Symposium (IRPS), 11-15 March 2018, Burlingame, California, USA.
137. **Invited Keynote K.L. Pey**, A. Ranjan, S. Mei, K. Shubhakar, N. Raghavan, and S.J. O’Shea, “*New opportunities and potential of advanced physical analysis techniques to study nanoscale semiconductor devices*”, 14th IEEE International Conference on Electron Devices and Solid-State Circuits, 6-8 June 2018, Shenzhen, China.
138. **Invited Keynote K.L. Pey**, “*Emerging opportunities of advanced physical analysis techniques for nano-scale semiconductor devices*”, 1st International Congress on Micro and Nanoelectronics (nanoMX2018), 25 – 26 October 2018, Tonantzintla, Puebla, Mexico.
139. **Selected as one of the top papers for conference highlights** A. Ranjan, N. Raghavan, S.J.O’ Shea, S. Mei, M. Bosman, K. Shubhakar and **K.L. Pey**, “*Mechanism of soft and hard breakdown in hexagonal boron nitride 2D dielectrics*”, 2018 IEEE International Reliability Physics Symposium (IRPS), 11-15 March 2018, Burlingame, California, USA.
140. Xuan Feng, Nagarajan Raghavan, Sen Mei, **K.L. Pey** and Hei Wong, “*Statistical nature of hard breakdown recovery in high-k dielectric stacks studied using ramp voltage stress*”, 29th European Symposium on Reliability of Electron Devices, Failure Physics and Analysis, 1-5 October 2018, Aalborg, Denmark.
141. J. H. Lim, N. Raghavan, V. B. Naik, J.H. Kwon, K.H. Lee and **K.L. Pey**, “*Stress dependent Weibull slope and defect clustering role in breakdown statistics of MgO dielectrics in STTRAM devices*”, 29th European Symposium on Reliability of Electron Devices, Failure Physics and Analysis, 1-5 October 2018, Aalborg, Denmark.
142. J.H. Lim, N. Raghavan, A. Padovani, J.H. Kwon, K. Yamane, H. Yang, V.B. Naik, L. Larcher, K.H. Lee and **K.L. Pey**, “*Investigating the statistical-physical nature of MgO dielectric breakdown in STT-MRAM at different operating conditions*”, 2018 IEEE International Electron Devices Meeting (IEDM), 1-5 December 2018, San Francisco, California, USA.
143. Xing Wu, Chen Luo, Peng Hao, Tao Sun, Runsheng Wang, Chaolun Wang, Zhigao Hu, Yawei Li, Jian Zhang, Gennadi Bersuker, Litao Sun and **K.L. Pey**, “*Probing and manipulating the interfacial defects of InGaAs dual-layer metal oxides at the atomic scale*”, 2018 China Semiconductor Technology International Conference (CSTIC), 11-12 March 2018, Shanghai, China.
144. **Invited K.L. Pey**, “*Physical Analysis to study ultrathin oxide breakdown (SET) and recovery (RESET)*”, 2018 IEEE International Integrated Reliability Workshop (IIRW 2018), 7-11 October 2018, Fallen Leaf Lake, CA, USA.

145. **Awarded Best IRPS Paper** F. Aguirre, A. Padovani, A. Ranjan, N. Raghavan, N. Vega, N. Müller, S. Pazos, M. Debray, J. Molina, **K.L. Pey** and F. Palumbo, “*Spatio-Temporal Defect Generation Process in Irradiated HfO₂ MOS Stacks: Correlated versus Uncorrelated Mechanisms*”, 2019 IEEE International Reliability Physics Symposium (IRPS), 31 March – 4 April 2019, Monterey, California, USA.
146. **Invited K.L. Pey**, J.H. Lim, N. Raghavan, S. Mei, J.H. Kwon, V.B. Naik, K. Yamane, H. Yang and K. Lee, “*New insights into dielectric breakdown of MgO in STT-MRAM devices*”, 3rd IEEE Electron Devices Technology and Manufacturing (EDTM) Conference 2019, 12-15 March 2019, Singapore.
147. **Invited K.L. Pey**, “*Physical analysis of breakdown in ultrathin dielectrics for advanced Si technology*”, 2019 IEEE International Reliability Physics Symposium (IRPS), 31 March – 4 April 2019, Monterey, California, USA.
148. **Invited K.L. Pey**, “*Physical analysis to study resistive switching phenomena in ultrathin dielectric systems*”, 2019 IEEE International Integrated Reliability Workshop (IIRW 2019), 13-17 October 2019, South Lake Tahoe, California, USA.
149. J.H. Lim, N. Raghavan, V.B. Naik, J.H. Kwon, K. Yamane, H. Yang, K.H. Lee and **K.L. Pey**, “*Correct extrapolation model for TDDF of STT-MRAM MgO magnetic tunnel junctions*”, 2019 IEEE International Reliability Physics Symposium (IRPS), 31 March – 4 April 2019, Monterey, California, USA.
150. **K.L. Pey**, A. Ranjan, N. Raghavan, S. Kalya and S.J. O’Shea, “*Dielectric breakdown in 2D layered hexagonal boron nitride—The knowns and the unknowns*”, IEEE 3rd Electron Devices Technology and Manufacturing (EDTM) Conference 2019, 12-15 March 2019, Singapore.
151. **Invited K.L. Pey**, A. Ranjan, N. Raghavan, and S.J. O’Shea, “*New Physics of Breakdown in 2D Hexagonal Boron Nitride Dielectrics and Its Potential Applications*”, 8th International Symposium on Next Generation Electronics (ISNE), 9-10 Oct. 2019, Zhengzhou, China.
152. A. Ranjan, S.J. O’Shea, M. Bosman, J. Molina, N. Raghavan, **K.L. Pey**, “*Correlation of Dielectric Breakdown and Nanoscale Adhesion in Silicon Dioxide Thin Films*”, 2020 IEEE International Reliability Physics Symposium (IRPS), 28 April - 30 May 2020, Dallas, TX, USA (virtual due to COVID-19).
153. **Invited Plenary K.L. Pey**, A. Ranjan, N. Raghavan and Sean O’Shea, “*Wear-out Physics of 2D Hexagonal Boron Nitride*”, 2020 Collaborative Conference on Materials Research (CCMR), 8-12 June 2020, Incheon/Seoul, South Korea (cancelled last-minute due to COVID-19).
154. L. Luo, S. Kalya, S. Mei, N. Raghavan, F. Zhang, D. Shum and **K.L. Pey**, “*Reliability and Breakdown Study of Erase Gate Oxide in Split-Gate Non-Volatile Memory Device*”, 2020 IEEE International Reliability Physics Symposium (IRPS), 28 April - 30 May 2020, Dallas, TX, USA (virtual due to COVID-19).
155. J.H. Lim, N. Raghavan, J.H. Kwon, T.Y. Lee, R. Chao, N.L. Chung, K. Yamane, N. Thiyagarajah, V.B. Naik and **K.L. Pey**, “*Origins and signatures of tail bit failures in ultrathin MgO based STT-MRAM*”, 2020 IEEE International Reliability Physics Symposium (IRPS), 28 April - 30 May 2020, Dallas, TX, USA (virtual due to COVID-19).
156. **Invited Keynote K.L. Pey**, “*New Opportunities of Advanced Physical & Electrical Analysis Techniques for Characterization of Nanoelectronic Devices & Systems*”, VLSI, Signal Processing, Power Electronics, IoT, Communication and Embedded Systems (VSPICE-2020), 22 - 23 December 2020, Nitte, Udupi District, India (virtual due to COVID-19).
157. **Invited K.L. Pey**, A. Ranjan, K. Shubhakar, V.K. Ravikumar, J.H. Lim, N. Raghavan and S.J. O’Shea, “*Characterization of Nanoelectronic Devices & Circuits by Advanced Physical, Electrical and Optical Analysis Techniques*”, International Symposium on Next-Generation Electronics (ISNE), 10-11 July 2021, Changsha, China.

158. **Invited Keynote K.L. Pey**, “*Characterization of Nanoelectronic Devices & Circuits by Advanced Physical and Electrical Analysis Techniques*”, International Congress on Micro and Nanoelectronics (nanoMX2021), 3 October 2021, Tonantzintla, Puebla, Mexico.
159. **Invited K.L. Pey**, A. Ranjan, A. Maruvada, K. Shubhakar, N. Raghavan and S.J. O’Shea, “*New Insights on Physics of Degradation and Breakdown in 2D Dielectric Materials*”, 29th International Conference on Amorphous and Nano-crystalline Semiconductors (ICANS 29), 23 - 26 August 2022, Nanjing, China.
160. Tiang Teck Tan, Yu-Yun Wang, Joel Tan, Tian-Li Wu, Nagarajan Raghavan, **Kin Leong Pey**, “*A New Methodology to Precisely Induce Wake-Up for Reliability Assessment of Ferroelectric Devices*”, 2023 IEEE International Reliability Physics Symposium (IRPS), 26-30 March 2023, Monterey, USA.
161. J Tan, JH Lim, Jae Hyun Kwon, Vinayak Bharat Naik, Nagarajan Raghavan, **Kin Leong Pey**, “*Backhopping-based STT-MRAM Poisson Spiking Neuron for Neuromorphic Computation*”, 2023 IEEE International Reliability Physics Symposium (IRPS), 26-30 March 2023, Monterey, USA.
162. Anirudh Maruvada, Sean J O’Shea, Jie Deng, Shubhakar Kalya, Nagarajan Raghavan, **Kin Leong Pey**, “*Electrical Stress Induced Breakdown and Post Breakdown Physical Analysis of Mica Based Nano Capacitors*”, 2023 IEEE Nanotechnology Materials and Devices Conference (NMDC), Paestum, Italy, 22-25 October 2023.
163. Tang Teck Tan, Tian-Li Wu, Jean Coignus, Simon Martin, Laurent Grenouillet, Andrea Padovani, Francesco Maria Puglisi, Paolo La Torraca, Kalya Shubhakar, Nagarajan Raghavan, **Kin Leong Pey**, “*Effects of the Interfacial Layer on the Leakage Current and Hysteresis Behaviour of Ferroelectric Devices*”, 2024 IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA), 15-18 July 2024, Singapore.
164. Tiang Teck Tan, Tian-Li Wu, Hsien-Yang Liu, Chen-Yu Yu, Laurent Grenouillet, Paolo La Torraca, Andrea Padovani, Francesco Maria Puglisi, Nagarajan Raghavan, **Kin Leong Pey**, “*A Comparative Analysis of Direct Leakage Current Compensation and Positive-Up-Negative-Down in the Characterization of Leaky Ferroelectric Structures*”, 9th IEEE Electron Devices Technology and Manufacturing (EDTM) Conference, 9-12 March 2025, Hong Kong, China.
165. **Invited K.L. Pey**, “*Dielectric Breakdown in 2D Hexagonal Boron Nitride*”, Future of Semiconductors Forum 2025, 4-5 May 2025, KAUST, Saudi Arabia.

Self-aligned silicide (SALICIDE) and advanced Ni(alloy) germano/silicides for integrated circuits

166. C.W. Lim, M.H. Gao, W.P. Li and **K.L. Pey**, "*Self-aligned silicide process with two-step rapid thermal processing*", 4th annual technical conference on Assembly, Packaging and IC Technology, pp. 85-90, 1995, Singapore.
167. C.S. Ho, G. Karunasiri, S.J. Chua, **K.L. Pey**, H. Wong, K.H. Lee and L. Chan, "*Integration of SALICIDE process for deep-submicron CMOS technology: Effect of nitrogen/argon-amorphized implant on SALICIDE formation*", VLSI Multilevel Interconnection Conference (VMIC), pp. 396, 10-12 June 1997, Santa Clara, California, USA.
168. C.W. Lim, S.K. Lahiri, **K.L. Pey**, K.H. Lee, H. Wong, V.N. Chhagan, P.S. Tan, W.H. Chiu and L. Chan, "*Study of spacer architecture and current leakage issue of sub-micron self-aligned silicide process*", 7th International Symposium on IC Technology, Systems & Applications (ISIC), pp. 580-583, 10-12 September 1997, Singapore.
169. C.S. Ho, G. Karunasiri, S.J. Chua, **K.L. Pey**, H. Wong, K.H. Lee, Y. Tang, S.M. Wong and L. Chan, "*Effect of argon or nitrogen pre-amorphized implant on SALICIDE formation for deep-submicron CMOS technology*", Microlithographic Techniques in IC Fabrication, SPIE Vol. 3183, pp. 243-254, 25-26 June 1997, Singapore.
170. C.W. Lim, K.H. Lee, **K.L. Pey**, H. Gong, A.J. Bourdillon and S.K. Lahiri, "*Robustness of self-aligned titanium silicide process: improvement in yield of silicided devices with APM cleaning step*", 1st IEEE International Interconnect Technology Conference (IITC), pp. 187-189, 1-3 June 1998, San Francisco, California, USA.
171. C.W. Lim, H. Gong, A.J. Bourdillon, K.H. Lee, **K.L. Pey** and S.K. Lahiri, "*Incorporating of APM-clean step in Ti-salicide process: a method to achieve high yield in silicided logic devices*", 15th VLSI Multi-level Interconnect Conference (VMIC), pp. 278-280, 16-18 June 1998, Santa Clara, California, USA.
172. C.S. Ho, G. Karunasiri, S.J. Chua, **K.L. Pey**, S.Y. Siah, K.H. Lee and L.H. Chan, "*Correlation of film thickness and deposition temperature with PAI and the scalability of Ti-salicide technology to sub-0.18 μ m regime*", 1st IEEE International Interconnect Technology Conference (IITC), pp. 193-195, 1-3 June 1998, San Francisco, California, USA.
173. C.S. Ho, G. Karunasiri, S.J. Chua, **K.L. Pey**, K.H. Lee, L.H. Chan and S.Y. Siah, "*Implantation-induced degradation mechanism on PMOSFET series resistance for deep sub-micron titanium salicide process*", 15th VLSI Multi-level Interconnect Conference (VMIC), pp. 212-214, 16-18 June 1998, Santa Clara, California, USA.
174. C.S. Ho, G. Karunasiri, S.J. Chua, **K.L. Pey**, K.H. Lee, L.H. Chan and C.H. Tung, "*Process integration issues of a high-temperature Co/Ti salicide process for sub-quarter micron CMOS technology*", 15th VLSI Multi-level Interconnect Conference (VMIC), pp. 218-220, 16-18 June 1998, Santa Clara, California, USA.
175. H.N. Chua, **K.L. Pey**, S.Y. Siah, E.H. Lim, and C.S. Ho, "*Linewidth dependence of nano-void formation in Ti-Silicided BF₂ doped polysilicon lines*", Materials Research Society (MRS) Spring Meeting, vol. 564, pp. 91-95, 5-9 April 1999, San Francisco, California, USA.
176. H.N. Chua, **K.L. Pey**, S.Y. Siah, L.Y. Ong, E.H. Lim, C.L. Gan, K.H. See and C.S. Ho, "*Impact of voids in Ti-Salicydied p⁺ poly-silicon lines on TiSi₂ electrical properties*", 7th International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA), pp. 44-49, 5-9 July 1999, Singapore.
177. E.H. Lim, S.Y. Siah, C.W. Lim, Y.M. Lee, F.H. Gn, R. Sunderesan and **K.L. Pey**, "*Degradation of pMOSFET series resistance due to Si implantation for Ti-salicide process*", SPIE, Microelectronic Device Technology, 21-22 September 1999, Santa Clara, California, USA.
178. C.S. Ho, **K.L. Pey**, C.H. Tung, K.C. Tee, S. Prasad, D. Saigal, J.J.L. Tan, H. Wong, K.H. Lee, T. Osipowicz, S.J. Chua and R.P.G. Karunasiri, "*Thermal studies on stress-induced void-like defects in epitaxial-CoSi₂ formation*", Materials Research Society (MRS) Spring Meeting, vol. 564, pp. 109-116, 5-9 April 1999, San Francisco, California, USA.

179. P.S. Lee, **K.L. Pey**, D. Mangelinck, J. Ding, T. Osipowicz, C.S. Ho, L. Chan and G.L. Chen, “*Characterization of Ni and Ni(Pt)-silicide formation on narrow polysilicon lines by Raman spectroscopy*”, Materials Research Society (MRS) Fall Meeting, vol. 591, November 26 - December 3 1999, Boston, Massachusetts, USA.
180. S. Chattopadhyay, **K.L. Pey**, W.K. Choi and D.Z. Chi, D.A. Antoniadis and E.A. Fitzgerald, “*Identification of deep level traps in a compositionally graded n-Si_{0.75}Ge_{0.25} alloy using Ti Schottky diode*”, International Conference on Communication, Computer and Devices (ICCCD), 14-16 Dec 2000, IIT Kharagpur, India.
181. Y.N. Tan, D.Z. Chi, **K.L. Pey**, C.S. Ho, P.S. Lee, S.J. Chua and S. Lahiri, “*Study of defects in advanced Ti-salicide schemes using DLTS*”, Proceeding for the International Workshop on Advances in Materials Science and Technology, pg.120, 3-6 April 2000, Singapore.
182. W.K. Choi, **K.L. Pey**, H.B. Zhao, T. Osipowicz and Z.X. Shen, “*Nickel silicidation on polycrystalline silicon germanium films*”, 8th International Conference on Electronic Materials, 10-14 June 2002, Xian, China.
183. J. Y. Y. Chaw, **K. L. Pey**, P. S. Lee, D. Z. Chi and J. P. Liu, “*Study of Ni(Pt) germanosilicides formation on fully-strained Si_{0.9}Ge_{0.1} and Si_{0.899}Ge_{0.1}C_{0.001} by Raman Spectroscopy*”, Materials Research Society (MRS) Meeting, Volume 810, pages 13–18, 2003, 21-25 April 2003, San Francisco, California, USA.
184. L. J. Jin, **K. L. Pey**, W. K. Choi, E. A. Fitzgerald, D. A. Antoniadis, A. J. Pitera, M. L. Lee and D. Z. Chi, “*Study of Ge Out-diffusion During Nickel (Platinum ~ 0, 5, 10 at.%) Germanosilicide Formation*”, Materials Research Society (MRS) Spring Meeting, Vol. 810, pages 213–218, 21-25 April 2003, San Francisco, California, USA.
185. Y.S. Li, P.S. Lee and **K.L. Pey**, “*Ti/Co and Co/Ti silicidation of poly-Si capped poly-Si_{0.7}Ge_{0.3} substrate*”, International Conference on Materials for Advanced Technologies (ICMAT), 8-12 December 2003, Singapore.
186. N.G. Toledo, P.S. Lee and **K.L. Pey**, “*Characterization of junction leakage of Ti-capped Co- and Ni-silicided junctions*”, International Conference on Materials for Advanced Technologies (ICMAT), 8-12 December 2003, Singapore.
187. L.J. Jin, **K.L. Pey**, W.K. Choi, E.A. Fitzgerald, D.A. Antoniadis, D.Z. Chi and C.H. Tung, “*The interfacial reaction of Ni on (111) Ge & (100) Si*”, International Conference on Materials for Advanced Technologies (ICMAT), 8-12 December 2003, Singapore.
188. **Invited K.L. Pey**, P.S. Lee and D. Mangelinck, “*Ni(Pt) alloy silicidation on (100) Si and poly-silicon lines*”, International Conference on Materials for Advanced Technologies (ICMAT), 8-12 December 2003, Singapore.
189. M. Yeadon, R. Nath, C.B. Boothroyd, D.Z. Chi, **K.L. Pey**, W.K. Choi, E.A. Fitzgerald and D. Antoniadis, “*Formation and Agglomeration of Nickel Monosilicide on Si and Si_{0.76}Ge_{0.24} (001)*”, Materials Research Society (MRS) Fall Meeting, 1-5 December 2003, Boston, Massachusetts, USA.
190. L.J. Jin, **K.L. Pey**, W.K. Choi, E.A. Fitzgerald, D.A. Antoniadis, A.J. Pitera, M.L. Lee and D.Z. Chi, “*Study of Nickel (Platinum) (Pt at. % = 0, 5, 10) Germanosilicide formation using micro-Raman spectroscopy*”, Materials Research Society (MRS) Spring Meeting, 12-16 April 2004, San Francisco, California, USA.
191. J.Y.Y. Chaw, **K.L., Pey**, P.S. Lee, D.Z. Chi and J.P. Liu, “*Study of Ni(Pt) germanosilicides formation on fully-strained Si_{0.9}Ge_{0.1} and Si_{0.899}Ge_{0.1}C_{0.001} by Raman Spectroscopy*”, Materials Research Society (MRS) Spring Meeting, 12-16 April 2004, San Francisco, California, USA.
192. **K.L. Pey**, PS Lee and DZ Chi, “*Advanced Silicide/Germanosilicide Materials*”(Poster), UK-Singapore Partners in Science Symposium, 12-15 September 2005, A*STAR Biopolis, Singapore.
193. Y. Setiawan, P.S. Lee, C.W. Tan, and **K.L. Pey**, “*Effect of Ti alloying in nickel silicide formation*”, International Conference on Materials for Advanced Technologies (ICMAT), 4-8 July 2005, Singapore.

194. E.J. Tan, M.L. Kon, **K.L. Pey**, P.S. Lee, Y. W. Zhang, W.D. Wang, and D.Z. Chi, "*Effects of Si(001) surface amorphization on ErSi₂ thin film*", International Conference on Materials for Advanced Technologies (ICMAT), 4-8 July 2005, Singapore.
195. L. J. Jin, **K.L. Pey**, W.K. Choi, D.A. Antoniadis, E.A. Fitzgerald and D.Z. Chi, "*Electrical characterization of platinum and palladium effects in nickel monosilicide/n-Si Schottky contacts*", International Conference on Materials for Advanced Technologies (ICMAT), 4-8 July 2005, Singapore.
196. Y. Setiawan, P.S. Lee, **K.L. Pey**, X.C. Wang and G.C. Lim, "*Ni silicide formation in Ni(Ti)/Si using multiple pulsed laser annealing*", 208th Meeting of ECS, 16-21 October 2005, Los Angeles, California, USA.
197. R. Das, A.R. Saha, L.J. Jin, **K.L. Pey**, W.K. Choi, D.A. Antoniadis, E.A. Fitzgerald, S. Chattopadhyay, S. Saha, C. Bose and C.K. Maiti, "*Studies on the Electrical Characteristics of Ni and NiPt-alloy Silicided Schottky diodes*", URSI GA 2005, XXVIIIth General Assembly, 23-29 October 2005, New Delhi, India.
198. **Invited** D.Z. Chi, R.T.P. Lee, M. Bouville, H.B. Yao, E.J. Tan and **K.L. Pey**, "*Addressing materials and integration issues for silicide contact metallization in nano-scale CMOS devices*", Asia-Pacific Conference on Semiconducting Silicides: Science and Technology Towards Sustainable Optoelectronics (APAC-SILICIDE), 29-31 July 2006, Kyoto, Japan.
199. **K.L. Pey**, L.J. Jin, W.K. Choi, H.P. Yu, D.A. Antoniadis, E.A. Fitzgerald, D.Z. Chi and D.M. Isaacson, "*Ni(alloy)-germanosilicide contact technology for Si_{1-x}Ge_x (x=0.20-0.5) junctions*", 2006 International conference on Solid State Devices and Materials (SSDM), pp. 338-339, 12-15 September 2006, Yokohama, Japan.
200. E. J. Tan, M. Bouville, D. Z. Chi, **K.L. Pey**, David J. Srolovitz, P.S. Lee and C.H. Tung, "*Pyramidal structural Defects in Er-silicide thin film and their elimination*", Computational Materials Science Research Workshop, 20 March 2007, A*STAR IMRE, Singapore.
201. H.P. Yu, **K.L. Pey**, W.K. Choi, D.A. Antoniadis, E.A. Fitzgerald, M.K. Dawood, K.Q. Ow and D.Z. Chi, "*Full range workfunction tuning of MOSFETs using interfacial yttrium layer in fully germanided Ni gate*", 211th Meeting of the Electrochemical Society 2007, 6-10 May 2007, Chicago, USA.
202. E.J. Tan, **K.L. Pey**, N. Singh, G.Q. Lo, D.Z. Chi, K.M. Hoe, P.S. Lee and, G.D. Cui, "*Silicon nanowire Schottky barrier NMOS transistors*", 2007 International Conference on Solid State Devices and Materials (SSDM), 18-21 September 2007, Tsukuba, Ibaraki, Japan.
203. E.J. Tan, **K.L. Pey**, D.Z. Chi, P.S. Lee, and Y. Li, "*Effect of TiN and TiN/Ti capping on the structural and electrical properties of rare earth silicides*", International Conference on Materials for Advanced Technologies (ICMAT), Singapore, 1-6 July 2007, Singapore.
204. E.J. Tan, **K.L. Pey**, N. Singh, G.Q. Lo, D.Z. Chi, Y.K. Chin, L.J. Tang, "*Erbium/Platinum silicided gate-all-around silicon nanowire Schottky source/drain MOSFETs*", 2008 International Conference on Solid State Devices and Materials (SSDM), 24-26 September 2008, Tsukuba, Ibaraki, Japan.

Pulsed laser annealing for ultrashallow junction and metal-silicide formation

205. Y.F. Chong, **K.L. Pey**, A.T.S. Wee, A. See, C.H. Tung, R. Gopalakrishnan and Y.F. Lu, "[Application of excimer laser annealing in the formation of ultra-shallow \$p^+/n\$ junctions](#)", International Symposium on Microelectronics and Assembly, 27 November – 2 December 2000, Singapore. Also, at Proceeding of SPIE on Microelectronic Yield, Reliability, and Advanced Packaging, vol. 4227, p. 124, 2000.
206. Y.F. Chong, **K.L. Pey**, A.T.S. Wee, A. See, C.H. Tung, R. Gopalakrishnan and Y.F. Lu, "[Fundamental issues in rapid thermal annealing \(RTP\), spike RTA and excimer laser annealing \(ELA\) for the formation of shallow \$p^+/n\$ junction](#)", 199th Meeting of Electrochemical Society Meeting, Vol. 2001-9, p. 311, 2001, 25-30 March 2001, Washington, DC, USA.
207. **Invited K.L. Pey**, "[Ultra-shallow junction formation for sub-100nm technologies using pulsed excimer laser](#)", Workshop and IEEE EDS Mini-colloquium on Nanometer CMOS Technology (3rd WIMNACT-Singapore), 15 Oct 2003, Singapore.
208. K.K. Ong, **K.L. Pey**, P.S. Lee, K.L. Yeo, A.T.S. Wee, Y.F. Chong, and X.C. Wang, "[Formation of ultra-shallow \$p^+/n\$ junctions in silicon-on-insulator \(SOI\) substrate using laser annealing](#)", E-MRS 2004 Spring Meeting, 24-28 May 2004, Strasbourg, France.
209. **Invited K.L. Pey**, "[Pulsed laser annealing for the formation of ultra-shallow junctions for advanced semiconductor technology](#)", Workshop on Fundamentals and Applications of Laser Processing for Highly Innovative (FLASH) MOS Technology, 21 Jan 2005, Rome, Italy.
210. **K.L. Pey** and PS Lee, "[Pulsed Laser Annealing in Advanced Nano-CMOS Processing](#)" (Poster), UK-Singapore Partners in Science Symposium, 12-15 September 2005, A*STAR Biopolis, Singapore.
211. **Invited K.L. Pey**, K.K. Ong, P.S. Lee, A.T.S. Wee, X.C. Wang, Y.F. Chong, "[Thermal confinement of advanced semiconductor substrates during laser annealing](#)", Conference on Semiconductor Technology (ISTC2005), pp. 77-83, 15-17 March 2005, Shanghai, China.
212. K.K. Ong, **K.L. Pey**, P.S. Lee, A.T.S. Wee, Y.F. Chong, and X.C. Wang, "[Dopant retention and electrical activation induced by laser annealing in boron implanted crystalline and preamorphized silicon](#)", International Conference on Materials for Advanced Technologies (ICMAT), 4-8 July 2005, Singapore.
213. **K.L. Pey**, K.K. Ong, P.S. Lee, A.T.S. Wee, X.C. Wang, Y.F. Chong, L.H. Wong and C.C. Wong, "[Enhanced dopant activation in strained-Si/ \$Si_{1-x}Ge_x\$ substrate using non-melt laser annealing](#)", ECS Transactions, Volume 1, Solid-State Joint General Poster Session, 208th Meeting of ECS, 16-21 October 2005, Los Angeles, California, USA.
214. Y. Setiawan, P.S. Lee, **K.L. Pey**, X.C. Wang, G.C. Lim, F.L. Chow, "[Laser annealed Ni\(Ti\) silicides formation](#)", 14th International Conference on Advanced Thermal Processing of Semiconductors - RTP2006, pp. 223-227, 10-13 October 2006, Kyoto, Japan.
215. Y. Huang, **K.L. Pey**, D.Z. Chi, K.K. Ong, P.S. Lee, I.S. Goh, "[Work function adjustment using thin metal film \(Ti, Pd\) under FUSI gate electrode and laser annealing](#)", 2006 International conference on Solid State Devices and Materials (SSDM), pp 220-221, 12-15 September 2006, Yokohama, Japan.
216. **Invited K.L. Pey**, "[Silicided Hyper-shallow \$p^+/n\$ - Junctions Formed by Pulsed Laser Annealing for Nanoelectronic Devices](#)", 13th WIMNACT-Hong Kong/Singapore Workshop an IEEE EDS Mini-Colloquium on NANometer CMOS Technology, 23 July 2007, Hong Kong and 25 July 2007, Singapore.
217. Y. Setiawan, P.S. Lee, S. Balakumar, **K.L. Pey**, X.C. Wang, "[Laser annealed Ni germanosilicide on SiGe substrates \(\$Ge \approx 40\%\$ \)](#)", Materials Research Society Meeting (MRS) Spring Meeting, 9-13 April 2007, San Francisco, California, USA.

218. Y. Setiawan, P.S. Lee, **K.L. Pey**, X.C. Wang, B.L. Tan, "*Formation of abrupt Ni(Pt) germanosilicide interface through laser induced self-limiting melting phenomenon in $Si_{1-x}Ge_x/Si$ heterostructure*", E-MRS 2007 Spring Meeting, 28 May - 1 June 2007, Strasbourg, France.
219. **Invited K.L. Pey**, K.K. Ong, P.S. Lee, Y. Setiawan, X.C. Wang, A.T.S. Wee and G.C. Lim, "*Formation of silicided hyper-shallow p^+/n^- junctions by pulsed laser annealing*", 212th Meeting of the Electrochemical Society, 7-12 October 2007, Washington, DC, USA.
220. S.H. Yeong, B. Colombeau, C.H. Poon, K.R.C. Mok, A. See, F. Benistant, D.X.M. Tan, **K.L. Pey**, C.M. Ng, L. Chan and M.P. Srinivasan, "*An extensive study on the boron junctions formed by optimized prior RTA/multiple-pulse flash lamp annealing (FLA) schemes: Junction Formation, Stability and Leakage*", 17th International Conference on Ion Implantation Technology, Volume 1066, pp. 47-50, 8-13 June 2008, Monterey, California, USA.
221. S.H. Yeong, D.X.M. Tan, B. Colombeau, L. Chan, **K.L. Pey**, J. P. Liu and M.P. Srinivasan, "*Dopant diffusion and activation in SiGe/SiGeC layers and the incorporation of high energy silicon implantation with RTA and pulsed laser annealing*", 17th International Conference on Ion Implantation Technology, 8-13 June 2008, Monterey, California, USA.
222. D.X.M. Tan, **K.L. Pey**, B. Colombeau, K.K. Ong, C.M. Ng, S.H. Yeong, A.T.S. Wee, C.J. Liu and X.C. Wang, "*Advanced defect engineering in pre-amorphized Si substrate with laser pre-irradiation optimization*", 17th International Conference on Ion Implantation Technology, pg. 28, 8-13 June 2008, Monterey, California, USA.
223. C. Y. Ong, **K. L. Pey**, J. P. Liu, Q. Wang, C. P. Wong, Z. X. Shen, X. C. Wang, H. Zheng, C. M. Ng, L. Chan, "*Formation of High Ge Concentration Virtual Substrate by Laser Annealing*", International Conference on Solid State Devices and Materials (SSDM), 6-9 October 2009, Miyagi, Japan.
224. C. Y. Ong, **K. L. Pey**, X. C. Wang, H. Y. Zheng, Z. P. Li, C. P. Wong, Z. X. Shen, B. S. Ong, C. M. Ng, and L. Chan, "*Formation of N+/P Junction in GaAs using Pulsed Laser Anneal*", 2009 IEEE International Symposium on Integrated Circuits (ISIC), pp. 144-146, 14-16 December 2009, Singapore.
225. X. C. Wang, H. Y. Zheng, C. W. Tan, F. Wang, H. Y. Yu and **K.L. Pey**, "*Laser fabrication of nanobump arrays on Si substrate via optical near-field enhancement*", 29th International Congress on Laser Materials Processing, Laser Micro-processing and Nanomanufacturing, 26-30 September 2010, Anaheim, California, USA.
226. Xincai Wang, Hongyu Zheng, Chi Wai Tan, Fei Wang, Hongyu Yu, and **K. L. Pey**, "*Laser Fabrication of Nanobump Arrays on Si Substrate Via Optical Near-Field Enhancement*", 2010 International Congress on the Applications of Lasers & Electro-optics (ICALEO) Conference, 26-30 September 2010, Anaheim, California, USA.

Cu Electromigration and Stress migration of Cu interconnects, Cu-Cu wafer bonding and TSV interconnects

227. L.T. Koh, L.W. Chu, **K.L. Pey** and W.K. Chim, “*Low-frequency noise measurement of copper damascene interconnects*”, IEEE International Interconnect Technology Conference (IITC), 5-7 June 2000, San Francisco, USA.
228. L.W. Chu, **K.L. Pey**, W.K. Chim, S.K. Low and E. Er, “*Estimation of the effective void volume in deep-sub-micron aluminum interconnects using resistance-noise measurements*”, International Symposium on Microelectronics and Assembly, 27 November – 2 December 2000, Singapore. Also, at Proceeding of SPIE on Microelectronic Yield, Reliability, and Advanced Packaging, Vol. 4229, pp. 157-167, 2000.
229. F. Wei, C. L. Gan, C. V. Thompson, J. J. Clement, S. P. Hau-Riege, **K. L. Pey**, W. K. Choi, H. L. Tay, B. Yu and M. K. Radhakrishnan, “*Length Effects on the Reliability of Dual-Damascene Cu Interconnects*”, MRS Online Proceedings Library, Proceeding Vol. 716, 30, B13.3, 2001 (<https://doi.org/10.1557/PROC-716-B13.3>).
230. L.W. Chu, W.K. Chim and **K.L. Pey**, “*Effect of transmission line pulsing of interconnects investigated using combined low-frequency noise and resistance measurements*”, 8th International Symposium on the Physical & Failure Analysis of Integrated Circuits (IPFA), 9-13 July 2001, Singapore.
231. C.L. Gan, C.V. Thompson, **K.L. Pey**, W.K. Choi, F. Wei, Y. Bo and S.P. Hau-Riege, “*Experimental characterization of the reliability of 3-terminal dual-damascene copper interconnect trees*”, Materials Research Society (MRS) Spring Meeting, Proceeding Vol. 716, B8.13.1-8.13.6, 1-5 April 2002, San Francisco, California, USA.
232. F. Wei, C.L. Gan, C.V. Thompson, J.J. Clement, S.P. Hau-Riege, **K.L. Pey**, W.K. Choi, H.L. Tay, B. Yu and M.K. Radhakrishnan, “*Length effects on the reliability of dual-damascene Cu interconnects*”, Materials Research Society (MRS) Spring Meeting, Proceeding Vol. 716, B13.3.1-13.3.6, 1-5 April 2002, San Francisco, California, USA.
233. **BEST paper awarded** C.L. Gan, F. Wei, C.V. Thompson, **K.L. Pey**, W.K. Choi and B. Yu, “*Consequence of preferential void formation at the Cu/Si₃N₄ interface on the multiple failure mechanisms of Cu dual-damascene metallization*”, IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA), pp. 124-128, 8-12 July 2002, Singapore.
234. C.L. Gan, F. Wei, C.V. Thompson, **K.L. Pey**, W.K. Choi, S.P. Hau-Riege and B. Yu, “*Contrasting failure characteristics of different levels of Cu dual-damascene metallization*”, 2002 European Symposium on Reliability of Electron Devices, Failure Physics and Analysis, 7-11 October 2002, Rimini, Italy.
235. C.L. Gan, C.V. Thompson, **K.L. Pey**, W.K. Choi, C.W. Chang and Q. Guo, “*Effect of current direction on the reliability of multi-terminal Cu dual-damascene interconnect trees*”, 2003 IEEE International Reliability Physics Symposium proceeding (IRPS), pp. 594-595, 30 March – 4 April 2003, Dallas, Texas, USA.
236. C.L. Gan, C.V. Thompson, **K.L. Pey**, W.K. Choi, C.W. Chang and Q. Guo, “*Experimental characterization of the reliability of multi-terminal dual-damascene copper interconnect trees*”, Materials Research Society (MRS) Spring Meeting, Vol. 766, p. 121-126, 21-25 April 2003, San Francisco, California, USA.
237. C.W. Chong, C.L. Gan, C.V. Thompson, **K.L. Pey** and W.K. Choi, “*Joule-heating-assisted electromigration failure mechanisms for dual damascene Cu/SiO₂ interconnects*”, IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA), pp. 69-74, 7 - 11 July 2003, Singapore.
238. J.S. Pan, **K. L. Pey**, Z. Gong and W.D. Wang, “*Growth and characterization of Ta and TaN_x as diffusion barrier in Cu/SiO₂ structures*”, International Conference on Materials for Advanced Technologies (ICMAT), 8-12 December 2003, Singapore.

239. C.W. Chang, C.L. Gan, C.V. Thompson, **K.L. Pey**, W.K. Choi and N. Hwang “*Mortality dependence of Cu dual damascene interconnects on adjacent segment*”, Materials Research Society (MRS) Spring Meeting, 12-16 April 2004, San Francisco, California, USA.
240. Z.S. Choi, C.L. Gan, F. Wei, C.V. Thompson, J.H. Lee, **K.L. Pey** and W.K. Choi, “*Fatal void size comparisons in via-below and via-above Cu dual-damascene interconnects*”, Materials Research Society (MRS) Spring Meeting, 12-16 April 2004, San Francisco, California, USA.
241. Y.K. Lim, Y.H. Lim, C.S. Seet, B.C. Zhang, K.L. Chok, K.H. See, T.J. Lee, L.C. Hsia and **K.L. Pey**, “*Stress-induced voiding in multi-level copper/low-k interconnects*”, 2004 IEEE International Reliability Physics Symposium (IRPS), 25-29 Apr 2004, Phoenix, USA.
242. Y.K. Lim, Y.H. Lim, N. R. Kamat, A. See, T.J. Lee and **K.L. Pey**, “*Stress-induced voiding beneath vias with wide copper metal leads*”, IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA), pp. 103-106, 5-8 July 2004, Hsinchu, Taiwan.
243. Y.K. Lim, R. Arijit, **K.L. Pey**, C.M. Tan, C.S. Seet, and T.J. Lee, “*Stress migration reliability assessment on copper gouging via structures*”, 2005 IEEE International Reliability Physics Symposium (IRPS), pp. 203-208, 17-21 April 2005, San Jose, California, USA.
244. Z.S. Choi, C.W. Chang, J.H. Lee, C.L. Gan, C.V. Thompson, **K.L. Pey** and W.K. Choi, “*Multi-via electromigration test structures for identification and characterization of different failure mechanisms*”, Materials Research Society (MRS) Meeting, Vol. 863, pp. 271-276, 27-31 March 2005, San Francisco, California, USA.
245. Y.K. Lim, **K.L. Pey**, J.B. Tan, T.J. Lee, D. Vigar, L.C. Hsia, Y.H. Lim and N.R. Kamat, “*Novel dielectric slots in Cu interconnects for suppression stress-induced void failure*”, IEEE International Electron Devices Meeting (IEDM), pp. 187-190, 4-7 December 2005, Washington, DC, USA.
246. Y.K. Lim, J.B. Tan, **K.L. Pey**, E.C. Chua, Y.H. Yeo, T. Fu and L.C. Hsia, “*Design for manufacturability in backend reliability and packaging of nanoscale technologies*”, IEEE International Interconnect Technology Conference (IITC), 4-6 June 2007, Burlingame, California, USA.
247. N. Ranganathan, L. Ebin, N. Balasubramanian, **K.L. Pey** and K. Prasad, “*Development and characterization of silicon via tapering process for 3D System in Packaging application*”, IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA), pp. 296-300, 11-13 July 2007, Bangalore, India.
248. Y.K. Lim, **K.L. Pey**, P.S. Lee, Y.H. Lee, N.R. Kamat, J.B. Tan, T. Fu and L.C. Hsia, “*Design for manufacturability and its role in enhancing stress migration reliability of porous ultra-low-k copper interconnects*”, 2007 IEEE International Reliability Physics Symposium (IRPS), 15-19 April 2007, Phoenix, Arizona, USA.
249. H.L. Leong, C.L. Gan, C.V. Thompson, **K.L. Pey**, H. Li, “*Effects of nanometer-scale surface roughness and applied load on the contact resistance of Cu-Cu bonded 3D ICs*”, Materials Research Society (MRS) Fall Meeting, Vol. 1036, article number 205, 25-29 November 2007, Boston, Massachusetts, USA.
250. N. Ranganathan, L. Ebin, N. Balasubramanian, K. Prasad and **K.L. Pey**, “*Profile evolution of deep silicon tapered via for vertical system integration*”, International Conference on Materials for Advanced Technologies (ICMAT), 1-6 July 2007, Singapore.
251. A. Heryanto, Y.K. Lim, **K.L. Pey**, W. Liu, J.B. Tan, D.K. Sohn and L.C. Hsia, “*The Effects of Dielectric Slots on Copper/Low-k Interconnects Reliability*”, IEEE International Interconnect Technology Conference (IITC), pp. 92-94, 1-3 June 2009, Sapporo, Japan.
252. Riko I Made, Chee Lip Gan, **Kin Leong Pey** and Chuan Seng Tan, “*Modeling of Electromigration Induced Contact Resistance Reduction of Cu-Cu Bonded Interface*”, 2010 ECS meeting - The Electrochemical Society, 10-15 October 2010, Las Vegas, Nevada, USA.

253. A. Heryanto, **K.L. Pey**, Y.K. Lim, W. Liu, J. Wei, N. Raghavan, J.B. Tan and D.K. Sohn “*Study of stress migration and electromigration interaction in copper/low-k interconnects*”, 2010 IEEE International Reliability Physics Symposium (IRPS), pp. 586-590, 2-6 May 2010, Anaheim, California, USA.
254. A. Heryanto, W. N. Putra, A. Trigg, S. Gao, F. X. Che, W. S. Kwon, X. F. Ang, J. Wei, C. L. Gan, and **K. L. Pey**, “*Microstructural Evolution of Copper TSV During Annealing and its Effect on the Via Protrusion for TSV Wafer Fabrication*”, 6th International Conference on Materials for Advanced Technologies (ICMAT), 26 June - 1 July 2011, Singapore.
255. W.L. Ng, Y.C. Ee, **K.L. Pey**, and C.S. Tan, “*Design for reliability through engineering optimization*”, 2013 IEEE International Reliability Physics Symposium (IRPS), 14-18 April 2013, Monterey, California, USA.

Nanowire/dot-based devices for computational, memory, micro battery, photovoltaic and bio-applications

256. Chin Yoke King, Navab Singh, Patrick Lo and **K.L. Pey**, “*Effect of nickel silicide intrusion on Schottky barrier nanowire MOSFET fabricated using top-down technology*”(Poster), UK-Singapore Partners in Science Symposium, 12 September 2008, A*STAR Biopolis, Singapore.
257. Y.K. Chin, **K.L. Pey**, N. Singh, G.Q. Lo, L. Chan, L.H. Tan, and E.J. Tan, “*Effect of Nickel Silicide intrusion on Schottky barrier nanowire MOSFET fabricated using top-down technology*”, 2008 International Conference on Solid State Devices and Materials (SSDM), 24-26 September 2008, Tsukuba, Ibaraki, Japan.
258. X. Wang, **K.L. Pey**, W.K. Choi, C.K.F. Ho, E. Fitzgerald and D. Antoniadis “*Arrayed Si/SiGe nanowire heterostructure formation via Au-catalyzed wet chemical etching method*”, 214th ECS Meeting, 12-17 October 2008, Honolulu, Hawaii, USA.
259. Y. K. Chin, **K. L. Pey**, N. Singh, G. Q. Lo, L. H. Tan, G. Zhu, X. Zhou, X. C. Wang, H.Y. Zheng, “*Excimer laser-annealed dopant segregated Schottky (ELA-DSS) Si nanowire gate-all-around (GAA) pFET with near zero effective Schottky barrier height (SBH)*”, IEEE International Electron Device Meeting (IEDM), 7-9 December 2009, Baltimore, Maryland, USA.
260. Y. K. Chin, **K. L. Pey**, N. Singh, W. J. Lu, G. Q. Lo, L. H. Tan, X. C. Wang, H. Y. Zheng and L. Chan, “*Excimer laser-annealed dopant segregated Schottky (ELA-DSS) Si nanowire gate-all-around (GAA) pFET*”, 2009 IEEE International Symposium on Integrated Circuits (ISIC), pp. 141-143, 14-16 December 2009, Singapore.
261. G. Zhu, X. Zhou, Y. K. Chin, **K. L. Pey**, G. H. See, S. Lin, J. Zhang, Z. Chen, “*Subcircuit Compact Model for Dopant-Segregated Schottky Silicon-Nanowire MOSFETs*”, 2009 International Conference on Solid State Devices and Materials (SSDM), 6-9 October 2009, Miyagi, Japan.
262. W. J. Liu, M. F. Li, S. H. Xu, Q. Zhang, Y. H. Zhu, **K. L. Pey**, H. L. Hu, Z. X. Shen, X. Zou, J. L. Wang, J. Wei, H. L. Zhu and H. Y. Yu, “*Understanding the contact characteristics in single or multi-layer graphene devices : The impact of defects (Carbon vacancies) and the asymmetric transportation behavior*”, IEEE International Electron Devices Meeting (IEDM), pp. 560-563, 6-8 December 2010, San Francisco, California, USA.
263. B. Guzelturk, E. Mutlugun, X. Wang, **K.L. Pey** and H.V. Demir, “*Light-harvesting semiconductor quantum dot nanocrystals integrated on photovoltaic radial junction nanopillars*”, 23rd Annual Meeting of the IEEE Photonics Society, 7-11 November 2010, Denver, Colorado, USA.
264. W.J. Liu, M.F. Li, S.H. Xu, Q. Zhang, **K.L. Pey**, H.L. Hu, Z.X. Shen, Z. Zou, J.L. Wang, J. Wei, H.L. Zhu and H.Y. Yu, “*Understanding the contact characteristics in single or multi-layer graphene devices: The impact of defects (carbon vacancies) and the asymmetric transportation behavior*”, 2011 IEEE International Electron Devices Meeting (IEDM)), 5-7 December 2011, Washington, DC, USA.
265. W.J. Lu, **K. L. Pey**, N. Singh, K. C. Leong, G. Q. Luo, D. L. Kwong, “*Vertical silicon nanowire Schottky Barrier diodes with Dopant Segregation*”, 6th International Conference on Materials for Advanced Technologies (ICMAT) (Poster), 26 June - 1 July 2011, Singapore.
266. Rahmat Agung Susantyoko, **K.L. Pey**, Navab Singh, Eugene Fitzgerald, and Dimitri Antoniadis, “*Fabrication of Vertical Si Nanowire using Au-Assisted Etching for Wafer Level 3D On-Chip Microbattery*”, 6th International Conference on Materials for Advanced Technologies (ICMAT) (Poster), 26 June - 1 July 2011, Singapore.
267. W.J. Lu, **K. L. Pey**, N. Singh, K. C. Leong, Q. Liu, C. L. Gan, G. Q. Luo, D. L. Kwong and C.S. Tan, “*Effect of Nickel Silicide Induced Dopant Segregation on Vertical Silicon Nanowire Diode Performance*”, Materials Research Society Meeting (MRS), 25-30 November 2012, Boston, Massachusetts, USA.
268. W.J. Lu, **K. L. Pey**, N. Singh, K. C. Leong, G. Q. Luo, D. L. Kwong, “*Vertical Silicon Nanowire Diode with Schottky Barrier Tip: Effect of Dopant Segregation*”, International Conference of Young Researchers on Advanced Materials (IUMRS - ICYRAM) 2012 (Poster), 1 – 6 July 2012, Singapore.

269. W.J. Lu, **K. L. Pey**, Z. X. Chen, X. P. Wang, K. C. Leong and C. S. Tan, “*Reducing contact resistance of nickel silicided vertical silicon nanowire tip with titanium capping layer*”, 7th International Conference on Materials for Advanced Technologies (ICMAT) (Poster), 30 June - 05 July 2013, Singapore.
270. W.J. Lu, **K. L. Pey**, X. P. Wang, K. C. Leong, C. S. Tan, G. Q. Luo, D. L. Kwong, “*Demonstration of VT tuning in Gate-All-Around (GAA) Vertical Silicon Nanowire (SiNW) Transistor with Schottky Barrier source/drain (SB-S/D)*”, IEEE International Nanoelectronics Conference (INEC) (Poster), 2-4 January 2013, Singapore.

Others

Cathodoluminescence

- 271. **K.L. Pey**, W.K. Chim, J.C.H. Phang, D.S.H. Chan and K.Y. Chong, "[SEM cathodoluminescence for failure analysis of optoelectronic devices](#)", 2nd International Symposium on the Physical & Failure Analysis of Integrated Circuits (IPFA), pp. 27-32, 7-9 November 1989, Singapore.
- 272. **K.L. Pey**, D.S.H. Chan and J.C.H. Phang, "[Application of cathodoluminescence in scanning electron microscope to investigation of optoelectronic devices](#)", Proceeding of 2nd Regional Symposium on Optoelectronics, pp. Moa-4/1-4, 27-28 November 1989, Jakarta, Indonesia.
- 273. **K.L. Pey**, P.P. Lim, D.S.H. Chan, W.K. Chim and J.C.H. Phang, "[Application of monochromatic cathodoluminescence system to the failure analysis of light emitting diodes](#)", 3rd International Symposium on the Physical & Failure Analysis of Integrated Circuits (IPFA), pp. 109-114, 11-15 November 1991, Singapore.
- 274. W.K. Chim, D.S.H. Chan, T.S. Low, J.C.H. Phang, K.S. Sim and **K.L. Pey**, "[Modeling techniques for the quantification of some electron beam induced phenomena](#)", Scanning Microscopy, 9-14 May 1992, Chicago, USA.
- 275. **K.L. Pey**, D.S.H. Chan and J.C.H. Phang, "[Solid-state detector cathodoluminescence microscopy for inspection of III-V semiconductor compounds](#)", 5th Asia-Pacific Electron Microscopy Conference, pp.552-553, 2-6 August 1992, Beijing, China.
- 276. **K.L. Pey**, Y.Y. Liu, D.S.H. Chan and J.C.H. Phang, "[Cathodoluminescence microscopy for inspection and characterization of optoelectronic materials](#)", 2nd Scientific Conference of the Electron Microscopy Society, pp. 3, 1992, Skudai, Malaysia.
- 277. **K.L. Pey**, D.S.H. Chan and J.C.H. Phang, "[A numerical method for simulating cathodoluminescence contrast from localized defects](#)", Institute of Physics Conference Series no. 134, pp.687-692, 1993, UK.

IC failure and physical analysis

- 278. **K.L. Pey**, Y. Chen, W. Qin and W.K. Chim, "[Characterization of Al\(Cu\)/TaAl thin films used for thermal in jet devices using atomic force microscopy and transmission electron microscopy](#)", European Symposium on Reliability of Electron Devices, Failure Physics and Analysis, 1994, Glasgow, Scotland, UK.
- 279. A.J. Leslie, **K.L. Pey**, K.S. Sim, M.T.F. Beh and G.P. Goh, "[TEM sample preparation using FIB: Practical problems and artifacts](#)", 21st International Symposium for Testing and Failure Analysis (ISTFA 95), pp. 353-362, 6-10 November 1995, Santa Clara, California, USA.
- 280. **Invited K.L. Pey**, W.F. Wong, T.H. Chieng and L.M. Gan, "[Application of low voltage electron microscopy to material and microelectronic analysis](#)", 3rd Institute of Material (E. Asia) conference on Recent advances in Material Analysis, 24 March 1995, Singapore.
- 281. **KL. Pey** and A.J. Leslie, "[Focused Ion Beam Sample Preparation for high spatial resolution X-ray microanalysis](#)", 5th International Symposium on the Physical & Failure Analysis of Integrated Circuits (IPFA), Spp. 40-48, 27 November - 1 December 1995, Singapore.
- 282. **K.L. Pey**, Y.E. Strausser, A.N. Erickson, A.J. Leslie, M.T.F. Beh and T.T. Sheng, "[Scanning capacitance microscopy analysis of DRAM trench capacitors](#)", IEEE International workshop on Memory Technology, Design and Testing (MTDT), pp. 79-85, 13-14 August 1996, Singapore.
- 283. M. Natarajan, T.T. Sheng, **K.L. Pey**, Y.P. Lee and M.K. Radhakrishnan, "[Analysis of dopant metrology using scanning capacitance microscopy and transmission electron microscopy as complimentary techniques](#)", 6th

International Symposium on the Physical & Failure Analysis of Integrated Circuits (IPFA), pp. 86-91, 21-25 July 1997, Singapore.

284. **Invited K.L. Pey**, "*Application of scanning capacitance microscopy to dopant profiling in ICs*", Scanning Probe Microscope User Seminar 1998, 15 May 1998, Productivity and Standard board, Singapore.
285. Y.L. Teo, **K.L. Pey**, W.K. Chim, and Y.F. Chong, "*Study of implanted boron distribution in p+n structures using scanning capacitance microscopy*", International Symposium on Microelectronics and Assembly, 27 November – 2 December 2000, Singapore. Also, at Proceeding of SPIE on Microelectronic Yield, Reliability, and Advanced Packaging, Vol. 4227, p. 174, 2000.
286. V.K. Ravikumar, G. Ranganathan, S.L. Phoa, J.M. Chin, **K.L. Pey**, K.W. Yang, W.L. Kok, L.S. Koh, "*Implementing time resolved soft defect localization using pulse-at-will nanosecond laser diode*", 42nd International Symposium for Testing and Failure Analysis (ISTFA), pp 1-5, 6-10 November 2016, Fort Worth TX, USA.
287. V.K. Ravikumar, G. Ranganathan, S.L. Phoa, **K.L. Pey**, C. Nemirov and N. Leslie, "*Laser Voltage Tracing for Electrical Fault Isolation of Circuits Propagating Aperiodic Signals*", 43rd International Symposium for Testing and Failure Analysis (ISTFA), 5-9 November 2017, Pasadena, California, USA.
288. V.K Ravikumar, G. Limb, J.M Chin, **K.L. Pey**, J.K.W Yang, "*Understanding spatial resolution of laser voltage imaging*", 29th European Symposium on Reliability of Electron Devices, Failure Physics and Analysis, 1-5 October 2018, Aalborg, Denmark.
289. Ravikumar Venkat Krishnan, Lua Winson, Vasanth Somasundaram, Phoa Angeline, **Pey Kin Leong** and Joel K.W. Yang, "*Short Wavelength Probing for Fault Isolation Applications*", 46th International Symposium for Testing and Failure Analysis (ISTFA), 15-19 November 2020, Pasadena, California, USA (virtual due to COVID-19).
290. Ravikumar Venkat Krishnan, Jin Jie, V. Somasundaram, Ray Ng, Joel Yang, **Pey Kin Leong**, "*Electro-Optical Interactions in FinFETs*", (<https://doi.org/10.31399/asm.cp.istfa2022p0135>), International Symposium for Testing and Failure Analysis (ISTFA), 30 October – 3 November 2022, Pasadena, California, USA.
291. Wen Qiu, Bernice Zee, **Kin Leong Pey**, Nagarajan Raghavan, "*Thermal simulations of lock-in-thermography for failure analysis of integrated circuits*", 2023 IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA), 24-27 July 2023, Penang, Malaysia.

Analytical analysis and spectroscopy

292. Y. Zheng, C. Troadec, **K.L. Pey**, A.T.S. Wee, S.J. O'Shea, N. Chandrasekhar, "*BEEM studies of metal-HfO₂-Si structures*", International Conference on Nanoscience and Technology 2006, 30 July – 4 August 2006, Basel, Switzerland.
293. **Invited** C.H. Tung, **K.L. Pey**, F. Qinrong, B. Fox, "*Atomic scale strain measurement for nanoelectronic devices*", IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA), pp. 30-33, 11-13 July 2007, Bangalore, India.
294. H. L. Qin, C. Troadec, K. E. J. Goh, M. Bosman, B. S. Ong, and **K. L. Pey**, "*In-situ UHV Ballistic Electron Emission Microscopy Studies on Au/HfO₂/n-GaAs: A High-k Reliability Study*", 38th Conference on the Physics and Chemistry of Surfaces and Interfaces (PCSI-38), 2011, San Diego, California, USA.

Miscellaneous

295. G.H.A. Huan, S.W.E. Wong, T.A.A. Wee, **K.L. Pey**, R. Gopalakrishnan and K.L. Tan, "*Synthesis and properties of the Co_{0.8}Cr_{0.1}Pt_{0.1}/Cr/Si Bilayer magnetic thin film*", 6th European Conference on Applications of Surface and Interface Analysis (ECASIA 95), pp. 427-430, 9-13 October 1995, Montreux, Switzerland.

296. C. Venkatesh, W.K. Chee, **K.L. Pey**, K.H. Tan and A. Trigg, "*Surface integrity of polished infra-red optics and glass*", 11th Annual Meeting on the American Society for Precision Engineering, pp. 490-495, 9-14 November 1996, California, USA.
297. L.J. Liu and **K.L. Pey** and PD Foo, "*HF wet etching of oxide after ion implantation*", IEEE Hong Kong Electron Devices Meeting, 29 June 1996, Hong Kong.
298. C.W. Lim, S.K. Lahiri, H. Wong, **K.L. Pey**, K.H. Lee, S.M. Wong and L. Chan, "*Investigation of nitrogen ion-implantation into sub-micron CMOS devices fabrication process*", International Symposium on VLSI Technology, Systems, and Applications, pp. 588-592, 35 June 1997, Taipei, Taiwan.
299. C.W. Lim, S.K. Lahiri, K.H. Lee, H. Wong, **K.L. Pey**, S.M. Wong and L. Chan, "*Impact of nitrogen ion-implantation on deep sub-micron silicide process*", Microelectronic Device Technology, SPIE Vol. 3212, pp. 151-161, 1-2 Oct 1997, Austin, Texas, USA.
300. C.S. Tan, W.K. Choi, L.K. Bera, **K.L. Pey**, D.A. Antoniadis, E.A. Fitzgerald, M.T. Currie and C.K. Maiti, "*N₂O rapid thermal oxidation of strained Si/relaxed SiGe heterostructure grown by UHVCVD*", International Conference on Computer, Communication and Devices (ICCCD), 14-16 Dec 2000, IIT Kharagpur, India.
301. C.S. Tan, W.K. Choi, **K.L. Pey**, and L.K. Bera, "*Electrical characterization of rapid thermal oxides grown on strained Si/relaxed SiGe heterostructure*", Electrical Engineering Conference, 8-9 August 2000, Kuala Lumpur, Malaysia.
302. K.L. Tong, **K.L. Pey**, W.K. Choi, E.A. Fitzgerald and D. Antoniadis, "*Schottky barrier heights of Ti on n-type Si_{0.75}Ge_{0.25}*", Proceedings of the International Workshop on Advances in Materials Science and Technology, pg.118, 3-6 April 2000, Singapore.
303. L.H. Wong, C.C. Wong, K.K. Ong, J.P. Liu, L. Chan, R. Rao, L. Liu, Z.X. Shen and **K.L. Pey**, "*Thermal stability of strained Si/Si_{1-x}Ge_x heterostructures for advanced microelectronics devices*", International Conference on Materials for Advanced Technologies (ICMAT), 8-12 December 2003, Singapore.
304. Y. Setiawan, P.S. Lee, S. Balakumar, S.F. Choy, and **K.L. Pey**, "*Micro-Raman studies of a high Ge concentration Si_{1-x}Ge_x layer condensed on bulk Si and SOI wafer*", International Conference on Nanoscience and Technology 2006, 30 July – 4 August 2006, Basel, Switzerland.
305. Charlotte Tripon-Canseliet, Faci Salim, H. Happy, S.F. Yoon, **K.L. Pey**, B.K. Tay, D. Decoster and Jean Chazelas, "*Optically Controlled Nanotechnologies for Microwave Integrated Devices*", IEEE International Nanoelectronics Conference, 21-24 June 2011, Taipei, Taiwan.
306. C.T. Cansliet, S. Faci, D. Decoster, A. Pagies, S.F. Yoon, **K.L. Pey** and J. Chazelas "*Nano photoconductive switches for microwave applications*", Quantum Sensing and Nanophotonic Devices, (<https://doi.org/10.1117/12.2002068>), 2-7 February 2013, San Francisco, California, USA.
307. J. Luo, **K.L. Pey** and K. Wood, "*Crowd-funding campaign as a design-based pedagogical approach for experiential learning of technology entrepreneurship*", Proceedings of the 15th International Conference on Design Education (DEC15), 26-28 August 2018, Quebec City, Canada.
308. **Invited K.L. Pey**, "*Important of semiconductor technologies in industry 4.0 and smart applications*", 2019 MoE Smart Nation Conference for Teacher, 28 - 29 May 2019, Singapore.
309. **Invited K.L. Pey**, "*Imagining new educational approaches in Industry 4.0*", CPG 2019 World Summit, National Design Centre, 20-21 June 2019, Singapore.
310. Tommaso Zanotti, Alok Ranjan, Sean J O'Shea, Nagarajan Raghavan, Ramesh Thamankar, **Kin Leong Pey**, Francesco Maria Puglisi, "*Reliability Analysis of Random Telegraph Noise based True Random Number*

Generators”, 2023 IEEE International Integrated Reliability Workshop (IIRW), South Lake Tahoe, California, USA, 6 – 10 October 2023.

311. Mizuki Kondo, Ryosuke Kozaki, Shigetomo Kyogoku, Tsugumi Oshiro, Kenya Bannaka, **Pey Kin Leong**, Kunihiro Takamatsu, Kenichiro Mitsunari & Yasuo Nakata, “*New Proposal Active Learning STEAM/Data Science Education in the Age of Industry 5.0 and Society 5.0 Applied Sports and Exercise Instruction Based on Eduinformatics*”, Proceedings of Ninth International Congress on Information and Communication Technology (ICICT 2024), Vol. 9, pp 525–535, 19-22 February 2024, London, UK.
312. Kunihiro Takamatsu, Sayaka Matsumoto, Nobuko Miyairi, **Kin-Leong Pey**, Alison Elizabeth Lloyd, Roy Tan, Eng Hong Ong, Jingwen Mu, Fiona Rebecca Sutherland, Mun Heng Tsoi, Sin Yi Yap, Hidekazu Iwamoto, Tokuro Matsuo, Noriko Ito, Tsunenori Inakura, Shotaro Imai, Nobuhiko Seki, Ford Lumban Gaol, Takafumi Kirimura, Taion Kunisaki, Kenya Bannaka, Ikuhiro Noda, Ryosuke Kozaki, Aoi Kishida, Katsuhiko Murakami, Yasuo Nakata, Masao Mori, “*Expanding Knowledge Networks in Higher Education by Abduction-Driven Management Faculty Based on Eduinformatics*”, 10th International Conference on ICT for Intelligent Systems (ICTIS - 2025), 23 - 24 May, 2025, New York, USA.

Higher education innovation and transformation

313. K.L. Wood, R.E. Mohan, S. Kaijima, S. Dritsas, D.D. Frey, C.K. White, D.D. Jenson, R.H. Crawford, D. Moreno and **K.L. Pey**, "*A Symphony of Designettes: Exploring the Boundaries of Design Thinking in Engineering Education*", ASEE Annual Conference & Exposition, 10-13 June 2012, San Antonio, Texas, USA.
314. **Invited Keynote K.L. Pey**, "*An innovative pedagogy for 21st century technically grounded leaders and innovators – SUTD's experience*", The 2nd Annual International Higher Education Faculty Marketing Innovation Forum, 18 - 19 February 2014, Pan Pacific Orchard, Singapore.
315. **Invited Keynote K.L. Pey**, "*Educating Technology-Grounded Leaders and Innovators*", 7th Annual Higher Education Summit Asia, 19 - 20 October 2015, Grand Corpthorne Waterfront Hotel, Singapore.
316. **Invited K.L. Pey**, "*Creating an innovative and collaborative culture for 21st Education*", Higher Education Leaders Asia Forum 2016, 24-25 February 2016, Kuala Lumpur, Malaysia.
317. **Invited Keynote K.L. Pey**, "*Innovative Learning Culture - How to Make The Change?*", 7th Annual Higher Education Summit, Asia, 19 - 21 October 2015, Grand Corpthorne Waterfront Hotel, Singapore.
318. N. Sockalingam and **K.L. Pey**, "*SOTL based Strategic Pedagogical Development Initiatives in a Millennial University: The SUTD Experience*", 2nd EuroSoTL conference, 8-9 June 2017, Lund, Sweden (https://konferens.ht.lu.se/fileadmin/migrated/content/uploads/Sockalingam_Pey.pdf).
319. **Invited K.L. Pey**, "*How to enrich student's learning experience?*", Higher Education Planning in Asia (HEPA) Forum, 21-22 March 2017, Tokyo, Japan.
320. U.X. Tan, Y. Zhu, C.H. Lee, T.M. Toh, G.K. Sze, S. Tay, D. Wong and **K.L. Pey**, "*Preliminary study of integrated physics and mathematics bridging course*", IEEE Global Engineering Education Conference (EDUCON 2017), 25-28 April 2017, Athens, Greece.
321. **Invited K.L. Pey**, "*Preparing Programmes for Outcome-based Accreditation*", ASEAN Engineering Deans Summit (AEDS) under 36th Conference of the ASEAN Federation of Engineering Organisations (CAFEO 36), 12 - 14 November 2018, Resorts World Sentosa, Singapore.
322. **K.L. Pey**, "*Curriculum Organization and the Cohort Classroom Model*", SIAM conference on Applied Math Education – Mini-symposium on "An Integrated Cohort Approach to Design and Technology Education: One School's Story", 9-11 July 2018, Portland, Oregon, USA.
323. **Invited Keynote K.L. Pey**, "*A technical education for 21st century*", Digital Campus Learning Transformation: Immersive AR/VR, Blended Learning Innovations, Analytics & Next Generation Learning Spaces, International Summit 2018, 14-15 August 2018, Singapore.
324. O. Kurniawan, N.T.S. Lee, S. Datta, N. Sockalingam, **K.L. Pey**, "*Effectiveness of Physical Robot Versus Robot Simulator in Teaching Introductory Programming*", IEEE International Conference on Teaching, Assessment and Learning for Engineering (TALE), Conference Theme: Engineering Next-Generation Learning, page 486, 4-7 December 2018, Wollongong, NSW, Australia.
325. **Invited K.L. Pey**, "*SUTD 4D Big-D Curriculum*", 2018 SEFL Annual Conference, 17-21 September, Copenhagen, Denmark ([SEFI2018_call-for-papers_final-update-002.pdf](#)).
326. Nachamma Sockalingam and **K.L. Pey**, "*Empowering Future Ready Graduates: The SUTD Way*", Asia-Pacific Association for International Education (APAIE), 25-29 March 2018, Singapore.
327. **Invited Keynote K.L. Pey**, "*Singapore University of Technology and Design – a transformative engineering and architecture education for 21st century*", 1st International Conference on Technology and Design (ICTD2019) and Chinese Congress on Innovation Design Summit, 25-26 April 2019, Hangzhou, China.

328. **Invited K.L. Pey**, “*Transforming the 21st century education for technically-grounded leaders and innovators*”, 1st International Conference on Improving University Teaching, 29 October 2019, Hanyang University, Seoul, South Korea.
329. Oka Kurniawan, Norman Tiong Seng Lee, Nachamma Sockalingam and **Kin Leong Pey** “*Game-Based versus Gamified Learning Platform in Helping University Students Learn Programming*”, ASCILITE 2019 Conference Proceedings: Personalised Learning, Diverse Goals, and One Heart, pp 159-169, 2-5 December 2019, Singapore.
330. **Invited K.L. Pey**, L. Blessing and B. Tuncer, “*A transformative engineering and architecture education*”, 2020 IEEE Frontiers in Education Conference (FIE), 21-24 October 2020, Uppsala, Sweden (virtual due to COVID-19).
331. **Invited K.L. Pey**, “*Preparing Future Graduates for the Digital Economy – SUTD’s Model*”, 2nd (Virtual) Colloquium on the Global State of the Art in Engineering Education, 30 November – 4 December 2020, organized by UCL in London, UK.
332. **Invited K.L. Pey**, “*How SUTD incorporates Design and AI into its Undergraduate Programme and Growth Sectors*”, 8th SUTD-MIT IDC Design Summit and & 2nd International Conference on Technology and Design 2020 (ICTD), 13-15 January 2020, Singapore.
333. **Invited K.L. Pey**, “*SUTD innovative engineering education*”, 7th The International Conference on Science, Education, and Viable Engineering (ICSEVEN 2020), 5-8 November 2020, Penghu, Taiwan (virtual due to COVID-19).
334. **Invited K.L. Pey**, “*SUTD campusX – a new form of cyber-physical learning*”, 10th The International Conference on Science, Education, and Viable Engineering (10th ICSEVEN 2022), 23-26 June 2022, Yilan, Taiwan.
335. **Invited K.L. Pey**, “*campusX - A Human-Centric Cyber-Physical Learning Platform*”, Global Lifelong Learning Summit (GLLS), 1 - 2 November 2022, Singapore.
336. **Invited Keynote K.L. Pey**, “*A Design-centric and Interdisciplinary Curriculum for 21st Century Engineering Education*”, 17th International Symposium on Science and Education Development Strategy on “Training of outstanding engineers for the future”, 9 December 2022, Hangzhou, China (delivered via Zoom).
337. **Invited Keynote K.L. Pey**, “*SUTD campusX – a new form of cyber-physical learning*”, 13th The International Conference on Science, Education, and Viable Engineering (ICSEVEN 2023), 8-12 November 2023, Bangkok, Thailand.
338. Nachamma Sockalingam, Kenneth Lo and **Kin Leong Pey**, “*SUTD campusX: An Institutional Digital Transformation Approach to Higher Education*”, 2023 World Engineering Education Forum - Global Engineering Deans Council (WEEF-GEDC), 23-27 October 2023, Monterrey, Mexico.
339. **Kin Leong Pey**, “*Cyber-physical learning for design-centric team-based pedagogy*”, a workshop presented at 2023 World Engineering Education Forum - Global Engineering Deans Council (WEEF-GEDC), 23-27 October 2023, Monterrey, Mexico.
340. Kenneth Lo and **K.L. Pey**, “*SUTD campusX: cyber-physical learning for a sustainable future education*”, Higher Education Planning in Asia (HEPA) Forum, 13-14 April 2023, Sunshine Coast, Australia.
341. Kenneth Lo and **K.L. Pey**, “*Future Skills Outside Classroom for Sustainable Higher Education*”, Higher Education Planning in Asia (HEPA) Forum, 13-14 April 2023, Sunshine Coast, Australia.
342. **Invited K.L. Pey**, “*SUTD campusX – a new form of cyber-physical learning*”, IHL CIO Forum 2023, 27 February - 3 March 2023, Singapore.

343. **Invited K.L. Pey**, “*CampusX - A Human-Centric Cyber-Physical Learning Platform*”, 9th International Conference on Educational Innovation (CIE 2023), 16-18 January 2023, Tecnológico de Monterrey, Monterrey, Mexico.
344. **Invited K.L. Pey**, “*Learning ANYWHERE using Cyber-Physical Learning Technology for Future Learning*”, Adult Learning Exchange 2024 (ALX 2024), Our Learning Futures: Learn Fast, Learn Wide, Learn Well, 18-19 January 2024, Singapore.
345. **Invited K.L. Pey**, “*Singapore University Technology and Design*”, New Global Universities Summit (The New Global Universities Summit), 26-28 June 2024, Duke in DC, USA.

Book Chapters

1. **K.L. Pey**, D.S.H. Chan and J.C.H. Phang, "[*A simulation model for studying cathodoluminescence emissions*](#)", in Computational Methods in Engineering Advances and Applications, Scientific Publishing Co., pp. 821-826, 1992.
2. **K.L. Pey** and P.S. Lee, "[*Pulsed laser annealing technology for nanoscale fabrication of silicon-based devices in semiconductors*](#)", pp. 327-364, in the book entitled "Advances in laser materials processing - technology, research and applications", Woodhead Publishing Limited, 2010.
3. N. Raghavan and **K.L. Pey**, "[*Reliability of emerging nanodevices*](#)", pp. 143-168, in the book entitled "Reliability Characterization of Electrical and Electronic Systems" edited by Jonathan Swingler, Woodhead Publishers UK, 2015.
4. J. Suñé, N. Raghavan and **K.L. Pey**, "[*Dielectric breakdown processes*](#)", in the book entitled "Resistive switching – from fundamentals of nanoionic redox processes to memristive device applications", Wiley Publications, 2016.
5. K. Shubhakar, S.J. O'Shea and **K.L. Pey**, "[*Characterization of Grain Boundaries in Polycrystalline HfO₂ Dielectrics: Applications in Nanomaterials*](#)", in the book entitled "Conductive Atomic Force Microscopy", edited by Mario Lanza, Wiley Publications, 2017.
6. A. Ranjan, N. Raghavan, K. Shubhakar, S.J. O'Shea and **K.L. Pey**, "[*Random telegraph noise nano-spectroscopy in high-k dielectrics using scanning probe microscopy techniques*](#)", pp 417–440, in book entitled "Noise in Nanoscale Semiconductor Devices", edited by Tibor Grassner, Springer, 2020.